Architecture of Computing Systems - ARCS 2009
Keynotes.- Life on the Treadmill.- Key Microarchitectural Innovations for Future Microprocessors.- The Challenges of Multicore: Information and Mis-Information.- Compilation Technologies.- Extracting Coarse-Grained Pipelined Parallelism Out of Sequential Applications for Parallel Processor Arrays.- Parallelization Approaches for Hardware Accelerators - Loop Unrolling Versus Loop Partitioning.- Evaluating Sampling Based Hotspot Detection.- Reconfigurable Hardware and Applications.- A Reconfigurable Bloom Filter Architecture for BLASTN.- SoCWire: A Robust and Fault Tolerant Network-on-Chip Approach for a Dynamic Reconfigurable System-on-Chip in FPGAs.- A Light-Weight Approach to Dynamical Runtime Linking Supporting Heterogenous, Parallel, and Reconfigurable Architectures.- Ultra-Fast Downloading of Partial Bitstreams through Ethernet.- Massive Parallel Architectures.- SCOPE - Sensor Mote Configuration and Operation Enhancement.- Generated Horizontal and Vertical Data Parallel GCA Machines for the N-Body Force Calculation.- Hybrid Resource Discovery Mechanism in Ad Hoc Grid Using Structured Overlay.- Organic Computing.- Marketplace-Oriented Behavior in Semantic Multi-Criteria Decision Making Autonomous Systems.- Self-organized Parallel Cooperation for Solving Optimization Problems.- Memory Architectures.- Improving Memory Subsystem Performance Using ViVA: Virtual Vector Architecture.- An Enhanced DMA Controller in SIMD Processors for Video Applications.- Cache Controller Design on Ultra Low Leakage Embedded Processors.- Energy Awareness.- Autonomous DVFS on Supply Islands for Energy-Constrained NoC Communication.- Energy Management System as an Embedded Service: Saving Energy Consumption of ICT.- Java Processing.- A Garbage Collection Technique for Embedded MultithreadedMulticore Processors.- Empirical Performance Models for Java Workloads.- Chip-Level Multiprocessing.- Performance Matching of Hardware Acceleration Engines for Heterogeneous MPSoC Using Modular Performance Analysis.- Evaluating CMPs and Their Memory Architecture.
| Erscheint lt. Verlag | 25.2.2009 |
|---|---|
| Reihe/Serie | Lecture Notes in Computer Science | Theoretical Computer Science and General Issues |
| Zusatzinfo | XIII, 259 p. |
| Verlagsort | Berlin |
| Sprache | englisch |
| Maße | 155 x 235 mm |
| Themenwelt | Mathematik / Informatik ► Informatik ► Netzwerke |
| Schlagworte | Ad-Hoc Networks • Arc • autonomic computing • Bioinformatics • Computer Architecture • Distributed Systems • Embedded Systems • FPGA • Hardcover, Softcover / Informatik, EDV/Datenkommunikation, Netzwerke • interconnection network • Java • memory systems • microarchitecture • mobile computing • Multi-Processor System-on-Chip • Network Computing • network interfac • Network-on-Chip • organic computing • partial reconfiguration • performance models • Processing • QoS • Reconfigurable Systems • Reference architecture • Reference Model • self-adaptive systems • self-organising • service oriented architecture • SoCWire • system-on-chip architecture • Wireless Networking |
| ISBN-13 | 9783642004537 / 9783642004537 |
| Zustand | Neuware |
| Informationen gemäß Produktsicherheitsverordnung (GPSR) | |
| Haben Sie eine Frage zum Produkt? |
aus dem Bereich