Analysis and Design of Networks-on-Chip Under High Process Variation
Springer International Publishing (Verlag)
978-3-319-25764-8 (ISBN)
This book describes in detail the impact of process variations on Network-on-Chip (NoC) performance. The authors evaluate various NoC topologies under high process variation and explain the design of efficient NoCs, with advanced technologies. The discussion includes variation in logic and interconnect, in order to evaluate the delay and throughput variation with different NoC topologies. The authors describe an asynchronous router, as a robust design to mitigate the impact of process variation in NoCs and the performance of different routing algorithms is determined with/without process variation for various traffic patterns. Additionally, a novel Process variation Delay and Congestion aware Routing algorithm (PDCR) is described for asynchronous NoC design, which outperforms different adaptive routing algorithms in the average delay and saturation throughput for various traffic patterns.
Magdy Ali El-Moursy is an Associate Professor in the Microelectronics Department of the Electronics Research Institute, Cairo, Egypt and Staff Engineer at Design Creation and Synthesis Division of Mentor Graphics Corporation, Cairo, Egypt.
Introduction.- Network On Chip Aspects.- Interconnection.- Process Variation.- Synchronous And Asynchronous NoC Design Under High Process Variation.- Novel Routing Algorithm.- Simulation Results.- Conclusions.
| Erscheinungsdatum | 08.10.2016 |
|---|---|
| Zusatzinfo | XXI, 141 p. 84 illus., 34 illus. in color. |
| Verlagsort | Cham |
| Sprache | englisch |
| Maße | 155 x 235 mm |
| Themenwelt | Mathematik / Informatik ► Informatik ► Theorie / Studium |
| Technik ► Elektrotechnik / Energietechnik | |
| Schlagworte | Asynchronous Noc Design Under High Process Variati • Asynchronous Noc Design Under High Process Variation • Circuits and Systems • Electronics and Microelectronics, Instrumentation • Engineering • Interconnection networks on chip • Network-on-Chip • Network-on-Chip routing architectures • NoC • Processor Architectures • Process Variation-Aware Routing in NoC Based Multi • Process Variation-Aware Routing in NoC Based Multicores |
| ISBN-10 | 3-319-25764-1 / 3319257641 |
| ISBN-13 | 978-3-319-25764-8 / 9783319257648 |
| Zustand | Neuware |
| Informationen gemäß Produktsicherheitsverordnung (GPSR) | |
| Haben Sie eine Frage zum Produkt? |
aus dem Bereich
