Nicht aus der Schweiz? Besuchen Sie lehmanns.de
Power-Aware Testing and Test Strategies for Low Power Devices -

Power-Aware Testing and Test Strategies for Low Power Devices

Buch | Softcover
363 Seiten
2014
Springer-Verlag New York Inc.
978-1-4899-8313-8 (ISBN)
CHF 164,75 inkl. MwSt
  • Versand in 10-15 Tagen
  • Versandkostenfrei
  • Auch auf Rechnung
  • Artikel merken
Managing the power consumption of circuits and systems is now considered one of the most important challenges for the semiconductor industry. Elaborate power management strategies, such as dynamic voltage scaling, clock gating or power gating techniques, are used today to control the power dissipation during functional operation. The usage of these strategies has various implications on manufacturing test, and power-aware test is therefore increasingly becoming a major consideration during design-for-test and test preparation for low power devices. This book explores existing solutions for power-aware test and design-for-test of conventional circuits and systems, and surveys test strategies and EDA solutions for testing low power devices.

Fundamentals of VLSI Testing.- Power Issues During Test.- Low-Power Test Pattern Generation.- Power-Aware Design-for-Test.- Power-Aware Test Data Compression and BIST.- Power-Aware System-Level Test Planning.- Low-Power Design Techniques and Test Implications.- Test Strategies for Multivoltage Designs.- Test Strategies for Gated Clock Designs.- Test of Power Management Structures.- EDA Solution for Power-Aware Design-for-Test.

Erscheint lt. Verlag 5.9.2014
Zusatzinfo XXI, 363 p.
Verlagsort New York
Sprache englisch
Maße 155 x 235 mm
Themenwelt Informatik Weitere Themen CAD-Programme
Technik Elektrotechnik / Energietechnik
ISBN-10 1-4899-8313-9 / 1489983139
ISBN-13 978-1-4899-8313-8 / 9781489983138
Zustand Neuware
Haben Sie eine Frage zum Produkt?
Mehr entdecken
aus dem Bereich
Band 1: Produktion

von Thomas Bauernhansl

Buch | Hardcover (2024)
Springer Vieweg (Verlag)
CHF 139,95