On and Off-Chip Crosstalk Avoidance in VLSI Design
Seiten
2010
|
2010 ed.
Springer-Verlag New York Inc.
978-1-4419-0946-6 (ISBN)
Springer-Verlag New York Inc.
978-1-4419-0946-6 (ISBN)
The presence of crosstalk greatly limits the speed and increases the power consumption of the IC design.This book focuses on crosstalk avoidance with bus encoding, one of the techniques that selectively mitigates the impact of crosstalk and improves the speed and power consumption of the bus interconnect.
Deep Sub-Micron (DSM) processes present many changes to Very Large Scale Integration (VLSI) circuit designers. One of the greatest challenges is crosstalk, which becomes significant with shrinking feature sizes of VLSI fabrication processes. The presence of crosstalk greatly limits the speed and increases the power consumption of the IC design.
This book focuses on crosstalk avoidance with bus encoding, one of the techniques that selectively mitigates the impact of crosstalk and improves the speed and power consumption of the bus interconnect. This technique encodes data before transmission over the bus to avoid certain undesirable crosstalk conditions and thereby improve the bus speed and/or energy consumption.
Deep Sub-Micron (DSM) processes present many changes to Very Large Scale Integration (VLSI) circuit designers. One of the greatest challenges is crosstalk, which becomes significant with shrinking feature sizes of VLSI fabrication processes. The presence of crosstalk greatly limits the speed and increases the power consumption of the IC design.
This book focuses on crosstalk avoidance with bus encoding, one of the techniques that selectively mitigates the impact of crosstalk and improves the speed and power consumption of the bus interconnect. This technique encodes data before transmission over the bus to avoid certain undesirable crosstalk conditions and thereby improve the bus speed and/or energy consumption.
On-Chip Crosstalk and Avoidance.- of On-Chip Crosstalk Avoidance.- Preliminaries to On-chip Crosstalk.- Memoryless Crosstalk Avoidance Codes.- CODEC Designs for Memoryless Crosstalk Avoidance Codes.- Memory-based Crosstalk Avoidance Codes.- Multi-valued Logic Crosstalk Avoidance Codes.- Summary of On-Chip Crosstalk Avoidance.- Off-Chip Crosstalk and Avoidance.- to Off-Chip Crosstalk.- Package Construction and Electrical Modeling.- Preliminaries and Terminology.- Analytical Model for Off-Chip Bus Performance.- Optimal Bus Sizing.- Bus Expansion Encoder.- Bus Stuttering Encoder.- Impedance Compensation.- Future Trends and Applications.- Summary of Off-Chip Crosstalk Avoidance.
| Zusatzinfo | XXIV, 240 p. |
|---|---|
| Verlagsort | New York, NY |
| Sprache | englisch |
| Maße | 155 x 235 mm |
| Themenwelt | Informatik ► Weitere Themen ► CAD-Programme |
| Technik ► Elektrotechnik / Energietechnik | |
| ISBN-10 | 1-4419-0946-X / 144190946X |
| ISBN-13 | 978-1-4419-0946-6 / 9781441909466 |
| Zustand | Neuware |
| Informationen gemäß Produktsicherheitsverordnung (GPSR) | |
| Haben Sie eine Frage zum Produkt? |
Mehr entdecken
aus dem Bereich
aus dem Bereich
Band 1: Produktion
Buch | Hardcover (2024)
Springer Vieweg (Verlag)
CHF 153,95
Band 2: Automatisierung
Buch | Hardcover (2024)
Springer Vieweg (Verlag)
CHF 139,95
Bauteile, Baugruppen und Zeichnungen
Buch | Hardcover (2024)
Carl Hanser (Verlag)
CHF 55,95
