Statistical Performance Analysis and Modeling Techniques for Nanometer VLSI Designs (eBook)
XXX, 306 Seiten
Springer New York (Verlag)
978-1-4614-0788-1 (ISBN)
Since process variation and chip performance uncertainties have become more pronounced as technologies scale down into the nanometer regime, accurate and efficient modeling or characterization of variations from the device to the architecture level have become imperative for the successful design of VLSI chips.
This book provides readers with tools for variation-aware design methodologies and computer-aided design (CAD) of VLSI systems, in the presence of process variations at the nanometer scale. It presents the latest developments for modeling and analysis, with a focus on statistical interconnect modeling, statistical parasitic extractions, statistical full-chip leakage and dynamic power analysis considering spatial correlations, statistical analysis and modeling for large global interconnects and analog/mixed-signal circuits.
- Provides readers with timely, systematic and comprehensive treatments of statistical modeling and analysis of VLSI systems with a focus on interconnects, on-chip power grids and clock networks, and analog/mixed-signal circuits;
- Helps chip designers understand the potential and limitations of their design tools, improving their design productivity;
- Presents analysis of each algorithm with practical applications in the context of real circuit design;
- Includes numerical examples for the quantitative analysis and evaluation of algorithms presented.
- Provides readers with timely, systematic and comprehensive treatments of statistical modeling and analysis of VLSI systems with a focus on interconnects, on-chip power grids and clock networks, and analog/mixed-signal circuits;
- Helps chip designers understand the potential and limitations of their design tools, improving their design productivity;
- Presents analysis of each algorithm with practical applications in the context of real circuit design;
- Includes numerical examples for the quantitative analysis and evaluation of algorithms presented.
Since process variation and chip performance uncertainties have become more pronounced as technologies scale down into the nanometer regime, accurate and efficient modeling or characterization of variations from the device to the architecture level have become imperative for the successful design of VLSI chips.This book provides readers with tools for variation-aware design methodologies and computer-aided design (CAD) of VLSI systems, in the presence of process variations at the nanometer scale. It presents the latest developments for modeling and analysis, with a focus on statistical interconnect modeling, statistical parasitic extractions, statistical full-chip leakage and dynamic power analysis considering spatial correlations, statistical analysis and modeling for large global interconnects and analog/mixed-signal circuits. Provides readers with timely, systematic and comprehensive treatments of statistical modeling and analysis of VLSI systems with a focus on interconnects, on-chip power grids and clock networks, and analog/mixed-signal circuits;Helps chip designers understand the potential and limitations of their design tools, improving their design productivity;Presents analysis of each algorithm with practical applications in the context of real circuit design;Includes numerical examples for the quantitative analysis and evaluation of algorithms presented. Provides readers with timely, systematic and comprehensive treatments of statistical modeling and analysis of VLSI systems with a focus on interconnects, on-chip power grids and clock networks, and analog/mixed-signal circuits;Helps chip designers understand the potential and limitations of their design tools, improving their design productivity;Presents analysis of each algorithm with practical applications in thecontext of real circuit design;Includes numerical examples for the quantitative analysis and evaluation of algorithms presented.
Fundamentals of Statistical Analysis.- Statistical Full-Chip Leakage Power Analysis.- Statistical Full-Chip Dynamic Power Analysis.- Statistical Parasitic Extraction.- Statistical Compact Modeling and Reduction of Interconnects.- Statistical Analysis of Global Interconnects.- Statistical Analysis and Modeling for Analog and Mixed-Signal Circuits.
| Erscheint lt. Verlag | 8.7.2014 |
|---|---|
| Zusatzinfo | XXX, 306 p. |
| Verlagsort | New York |
| Sprache | englisch |
| Themenwelt | Informatik ► Weitere Themen ► CAD-Programme |
| Technik ► Elektrotechnik / Energietechnik | |
| Schlagworte | Integrated Circuits and Systems • Nanometer VLSI Design • Statistical Analysis for Nanometer VLSI • Variation-aware Integrated Circuit Design • VLSI Design |
| ISBN-10 | 1-4614-0788-5 / 1461407885 |
| ISBN-13 | 978-1-4614-0788-1 / 9781461407881 |
| Haben Sie eine Frage zum Produkt? |
PDF (Wasserzeichen)Größe: 7,4 MB
DRM: Digitales Wasserzeichen
Dieses eBook enthält ein digitales Wasserzeichen und ist damit für Sie personalisiert. Bei einer missbräuchlichen Weitergabe des eBooks an Dritte ist eine Rückverfolgung an die Quelle möglich.
Dateiformat: PDF (Portable Document Format)
Mit einem festen Seitenlayout eignet sich die PDF besonders für Fachbücher mit Spalten, Tabellen und Abbildungen. Eine PDF kann auf fast allen Geräten angezeigt werden, ist aber für kleine Displays (Smartphone, eReader) nur eingeschränkt geeignet.
Systemvoraussetzungen:
PC/Mac: Mit einem PC oder Mac können Sie dieses eBook lesen. Sie benötigen dafür einen PDF-Viewer - z.B. den Adobe Reader oder Adobe Digital Editions.
eReader: Dieses eBook kann mit (fast) allen eBook-Readern gelesen werden. Mit dem amazon-Kindle ist es aber nicht kompatibel.
Smartphone/Tablet: Egal ob Apple oder Android, dieses eBook können Sie lesen. Sie benötigen dafür einen PDF-Viewer - z.B. die kostenlose Adobe Digital Editions-App.
Buying eBooks from abroad
For tax law reasons we can sell eBooks just within Germany and Switzerland. Regrettably we cannot fulfill eBook-orders from other countries.
aus dem Bereich
