

Table of Contents

Devices and Architectures

Multicontext dynamic reconfiguration and real time probing on a novel mixed signal programmable device with on-chip microprocessor	1
<i>J. Faura, J.M. Moreno, M.A. Aguirre, P. van Duong and J.M. Insenser</i>	
CAD-oriented FPGA and dedicated CAD system for telecommunications	11
<i>T. Miyazaki, A. Takahara, M. Katayama, T. Murooka, T. Ichimori, K. Fukami, A. Tsutsui and K. Hayashi</i>	
Rothko: A three dimensional FPGA architecture, its fabrication, and design tools	21
<i>M. Leeser, W.M. Meleis, M.M. Vai and P. Zavracky</i>	
Extending dynamic circuit switching to meet the challenges of new FPGA architectures	31
<i>G. McGregor and P. Lysaght</i>	
Performance evaluation of a full speed PCI initiator and target subsystem using FPGAs	41
<i>D. Robinson, P. Lysaght, G. McGregor and H. Dick</i>	
Implementation of pipelined multipliers on Xilinx FPGAs	51
<i>T.-T. Do, H. Kropp, M. Schwiegershausen and P. Pirsch</i>	
The XC6200DS development system	61
<i>S. Nisbet and S.A. Guccione</i>	

Devices and Systems

Thermal monitoring on FPGAs using ring-oscillators	69
<i>E. Boemo and S. López-Buedo</i>	
A reconfigurable approach to low cost media processing	79
<i>I. Kostarnov, S. Morley, J. Osmany and C. Solomon</i>	
Riley-2: A flexible platform for codesign and dynamic reconfigurable computing research	91
<i>P.I. Mackinlay, P.Y.K. Cheung, W. Luk and R. Sandiford</i>	

Reconfiguration I

Stream synthesis for a wormhole run-time reconfigurable platform	101
<i>B. Kahne and P. Athanas</i>	
Pipeline morphing and virtual pipelines	111
<i>W. Luk, N. Shirazi, S.R. Guo and P.Y.K. Cheung</i>	
Parallel Graph colouring using FPGAs	121
<i>B. Rising, M. van Daalen, P. Burge and J. Shawe-Taylor</i>	
Run-time compaction of FPGA designs	131
<i>O. Diessel and H. ElGindy</i>	
Partial reconfiguration of FPGA mapped designs with applications to fault tolerance and yield enhancement	141
<i>J.M. Emmert and D. Bhatia</i>	
A case study of partially evaluated hardware circuits: Key-specific DES	151
<i>J. Leonard and W.H. Mangione-Smith</i>	
Run-time parameterised circuits for the Xilinx XC6200 <i>R. Payne</i>	161

Reconfiguration II

Automatic identification of swappable logic units in XC6200 circuitry	173
<i>G. Brebner</i>	
Towards an expert system for a priori estimation of reconfiguration latency in dynamically reconfigurable logic	183
<i>P. Lysaght</i>	
Exploiting reconfigurability through domain-specific systems	193
<i>B.L. Hutchings</i>	

Design Tools

Technology mapping by binate covering	203
<i>M.Z. Servit and K. Yi</i>	
VPR: A new packing, placement and routing tool for FPGA research	213
<i>V. Betz and J. Rose</i>	

Technology mapping of heterogeneous LUT-based FPGAs	223
<i>M.K. Inuani and J. Saul</i>	
Technology-driven FSM partitioning for synthesis of large sequential circuits targeting lookup-table based FPGAs	235
<i>K. Feske, S. Mulka, M. Koegst and G. Elst</i>	
Technology mapping of LUT based FPGAs for delay optimisation	245
<i>X. Lin, E. Dagless and A. Lu</i>	
Automatic mapping of algorithms onto multiple FPGA-SRAM modules	255
<i>S.J.B. Acock and K.R. Dimond</i>	
FPLD HDL synthesis employing high-level evolutionary algorithm optimisation	265
<i>R.B. Maunder, Z.A. Salcic and G.G. Coghill</i>	
A hardware/software partitioning algorithm for custom computing machines	274
<i>A.V. Chichkov and C.B. Almeida</i>	
Custom Computing and Codesign	
The Java environment for reconfigurable computing	284
<i>E. Lechner and S.A. Guccione</i>	
Data scheduling to increase performance of parallel accelerators	294
<i>R.W. Hartenstein, J. Becker, M. Herz and U. Nageldinger</i>	
An operating system for custom computing machines based on the Xputer paradigm	304
<i>R. Kress, R.W. Hartenstein and U. Nageldinger</i>	
Signal Processing	
Fast parallel implementation of DFT using configurable devices	314
<i>A. Dandalis and V.K. Prasanna</i>	
Enhancing fixed point DSP processor performance by adding CPLDs as coprocessing elements	324
<i>D. Greenfield, C. Crome, M.S. Won and D. Amos</i>	
A case study of algorithm implementation in reconfigurable hardware and software	333
<i>M. Shand</i>	

A reconfigurable data-localised array for morphological algorithms	344
<i>A.S. Chaudhuri, P.Y.K. Cheung and W. Luk</i>	

Virtual radix array processors (V-RaAP)	354
<i>B. Bramer, D. Chauham, M.K. Ibrahim and A. Aggoun</i>	

An FPGA implementation of a matched filter detector for spread spectrum communications systems	364
<i>T. Mathews, S.G. Gibb, L.E. Turner, P.J.W. Graumann and M. Fattouche</i>	

An NTSC and PAL closed caption processor	374
<i>S. Teerapanyawatt and K. Athikulwongse</i>	

Image and Video Processing

A 800 Mpixel/sec reconfigurable image correlator on XC6216	382
<i>T. Kean and A. Duncan</i>	

A reconfigurable coprocessor for a PCI-based real time computer vision system	392
<i>F. Lisa, F. Cuadrado, D. Rexachs and J. Carrabina</i>	

Real-time stereopsis using FPGAs	400
<i>P. Dunn and P. Corke</i>	

Sensors, Graphics and other Applications

FPGA implementation of a digital IQ demodulator using VHDL	410
<i>C.C. Jong, Y.Y.H. Lam and L.S. Ng</i>	

Hardware compilation, configurable platforms and ASICs for self-validating sensors	418
<i>I. Page</i>	

Postscript TM rendering with virtual hardware	428
<i>S. Singh, J. Patterson, J. Burns and M. Dales</i>	

P4: A platform for FPGA implementation of protocol boosters	438
<i>I. Hadžić and J.M. Smith</i>	

Satisfiability on reconfigurable hardware	448
<i>M. Abramovici and D. Saab</i>	

Auto-configurable array for GCD computation	457
<i>T. Jebelean</i>	

Structural versus algorithmic approaches for efficient adders on Xilinx 5200 FPGA	462
<i>B. Laurent, G. Bosco and G. Saucier</i>	

Control and Robotics

FPGA implementation of real-time digital controllers using on-line arithmetic	472
<i>A. Tisserand and M. Dimmler</i>	

A prototyping environment for fuzzy controllers	482
<i>T. Hollstein, A. Kirschbaum and M. Glesner</i>	

A reconfigurable sensor-data processing system for personal robots	491
<i>K. Nukata, Y. Shibata, H. Amano and Y. Anzai</i>	

Author Index	501
---------------------------	-----