

Table of Contents

A Quick Method for Energy Optimized Gate Sizing of Digital Circuits.....	1
<i>Mustafa Aktan, Dursun Baran, and Vojin G. Oklobdzija</i>	
Power Profiling-Guided Floorplanner for Thermal Optimization in 3D Multiprocessor Architectures	11
<i>Ignacio Arnaldo, José L. Risco-Martín, José L. Ayala, and J. Ignacio Hidalgo</i>	
A System Level Approach to Multi-core Thermal Sensors Calibration ...	22
<i>Andrea Bartolini, MohammadSadegh Sadri, Francesco Beneventi, Matteo Cacciari, Andrea Tilli, and Luca Benini</i>	
Improving the Robustness of Self-Timed SRAM to Variable Vdds	32
<i>Abdullah Baz, Delong Shang, Fei Xia, Alex Yakovlev, and Alex Bystrov</i>	
Architecture Extensions for Efficient Management of Scratch-Pad Memory	43
<i>José V. Busquets-Mataix, Carlos Catalá, and Antonio Martí-Campoy</i>	
Pass Transistor Operation Modeling for Nanoscale Technologies	53
<i>Panagiotis Chaourani, Ilias Pappas, Spiros Nikolaidis, and Abdoul Rjoub</i>	
Timing Modeling of Flipflops Considering Aging Effects.....	63
<i>Ning Chen, Bing Li, and Ulf Schlichtmann</i>	
Iterative Timing Analysis Considering Interdependency of Setup and Hold Times	73
<i>Ning Chen, Bing Li, and Ulf Schlichtmann</i>	
Ultra Compact Non-volatile Flip-Flop for Low Power Digital Circuits Based on Hybrid CMOS/Magnetic Technology.....	83
<i>Gregory Di Pendina, Kholdoun Torki, Guillaume Prenat, Yoann Guilleminet, and Lionel Torres</i>	
Performance-Driven Clustering of Asynchronous Circuits.....	92
<i>Georgios D. Dimou, Peter A. Beerel, and Andrew M. Lines</i>	
Power/Performance Exploration of Single-core and Multi-core Processor Approaches for Biomedical Signal Processing	102
<i>Ahmed Yasir Dogan, David Atienza, Andreas Burg, Igor Loi, and Luca Benini</i>	

Agent-Based Thermal Management Using Real-Time I/O
Communication Relocation for 3D Many-Cores 112
Thomas Ebi, Holm Rauchfuss, Andreas Herkersdorf, and Jörg Henkel

Energy Estimator for Weather Forecasts Dynamic Power Management
of Wireless Sensor Networks 122
*Nicolas Ferry, Sylvain Ducloyer, Nathalie Julien, and
Dominique Jutel*

Self-Reference Scrubber for TMR Systems Based on Xilinx Virtex
FPGAs 133
Ignacio Herrera-Alzu and Marisa López-Vallejo

Cell-Based Leakage Power Reduction Priority (CBLPRP) Optimization
Methodology for Designing SOC Applications Using MTCMOS
Technique 143
Henry X.F. Huang, Steven R.S. Shen, and James B. Kuo

NBTI Mitigation by Giving Random Scan-in Vectors during Standby
Mode 152
*Toshihiro Kameda, Hiroaki Konoura, Yukio Mitsuyama,
Masanori Hashimoto, and Takao Onoye*

An On-Chip All-Digital PV-Monitoring Architecture for Digital IPs 162
*Hossein Karimiyan, Andrea Calimera, Alberto Macii,
Enrico Macii, and Massimo Poncino*

Chip Level Statistical Leakage Power Estimation Using Generalized
Extreme Value Distribution 173
*Alireza Khosropour, Hossein Aghababa, Ali Afzali-Kusha, and
Behjat Forouzandeh*

Using Silent Writes in Low-Power Traffic-Aware ECC 180
Mostafa Kishani, Amirali Baniasadi, and Hossein Pedram

SWAT: Simulator for Waveform-Accurate Timing Including Parameter
Variations and Transistor Aging 193
*Christoph Knoth, Carsten Uphoff, Sebastian Kiesel, and
Ulf Schlichtmann*

Parsimonious Circuits for Error-Tolerant Applications through
Probabilistic Logic Minimization 204
*Avinash Lingamneni, Christian Enz, Krishna Palem, and
Christian Piguet*

Sub-Row Sleep Transistor Insertion for Concurrent Clock-Gating and
Power-Gating 214
*Karthikeyan Lingasubramanian, Andrea Calimera, Alberto Macii,
Enrico Macii, and Massimo Poncino*

A Methodology for Power-Aware Transaction-Level Models of Systems-on-Chip Using UPF Standard Concepts	226
<i>Ons Mbarek, Alain Pegatoquet, and Michel Auguin</i>	
Unified Gated Flip-Flops for Reducing the Clocking Power in Register Circuits.....	237
<i>Takumi Okuhira and Tohru Ishihara</i>	
C-elements for Hardened Self-timed Circuits	247
<i>Florent Ouchet, Katell Morin-Allory, and Laurent Fesquet</i>	
High-Speed and Low-Power PID Structures for Embedded Applications.....	257
<i>Abdelkrim K. Oudjida, Nicolas Chaillet, Ahmed Liacha, Mustapha Hamerlain, and Mohamed L. Berrandja</i>	
Design of Resonant Clock Distribution Networks for 3-D Integrated Circuits.....	267
<i>Somayyeh Rahimian, Vasilis F. Pavlidis, and Giovanni De Micheli</i>	
Power and Area Optimization of 3D Networks-on-Chip Using Smart and Efficient Vertical Channels	278
<i>Amir-Mohammad Rahmani, Kameswar Rao Vaddina, Pasi Liljeberg, Juha Plosila, and Hannu Tenhunen</i>	
Worst-Case Temperature Analysis for Different Resource Availabilities: A Case Study	288
<i>Lars Schor, Hoeseok Yang, Iuliana Bacivarov, and Lothar Thiele</i>	
A Framework for Architecture-Level Exploration of 3-D FPGA Platforms	298
<i>Harry Sidiropoulos, Kostas Siozios, and Dimitrios Soudris</i>	
Variability-Speed-Consumption Trade-off in Near Threshold Operation.....	308
<i>Mariem Slimani, Fernando Silveira, and Philippe Matherat</i>	
High Level Synthesis of Asynchronous Circuits from Data Flow Graphs	317
<i>Rene van Leuken, Tom van Leeuwen, and Huib Lincklaen Arriens</i>	
A Secured D Flip-Flop against Side Channel Attacks	331
<i>Bruno Vaquie, Sebastien Tiran, and Philippe Maurine</i>	
Convex-Based Thermal Management for 3D MPSoCs Using DVFS and Variable-Flow Liquid Cooling.....	341
<i>Francesco Zanini, David Atienza, and Giovanni De Micheli</i>	
Author Index	351