

Contents

Author’s Statement	iii
List of Symbols and Abbreviations	xv
1 Introduction	1
2 Tools for Performance Assessment	5
2.1 Simulation Environment	5
2.1.1 Circuit Envelope Simulation	6
2.2 Hardware Test Platform	8
2.2.1 Class-AB Power Amplifier	10
2.2.2 Class-ABJ Power Amplifier	10
3 Power Amplifier Modeling	13
3.1 Static Nonlinearities	14
3.1.1 Polynomial Model	16
3.1.2 Saleh’s Model	16
3.2 Memory Effects	17
3.2.1 Short Term Memory Effects	17
3.2.2 Long Term Memory Effects	21
3.3 Thermal Memory	22
3.3.1 Performance of Temperature Sensors	23
3.3.2 Thermal Time Constant Evaluation	24
3.3.3 Characterization of Thermal Memory	24
3.3.4 Modeling Thermal Memory on Measurement Data	25
3.4 Charge Trapping in GaN Devices	28
3.4.1 Measuring Intrinsic Voltages	29
3.4.2 Peak Voltage Detector	29
4 Predistortion Techniques	33
4.1 Feedback Linearization	34
4.2 Feedforward Linearization	34
4.3 Predistortion	35
4.3.1 Direct and Indirect Learning	38
4.4 Digital Predistortion (DPD)	38
4.4.1 Memoryless DPD	39
4.4.2 Mitigation of Memory Effects	39

5	Artificial Neural Networks for Predistortion of RF Power Amplifiers	41
5.1	Neuron Model	41
5.1.1	Initialization of Neuron Weights	42
5.1.2	Transfer Functions	43
5.2	Network Architectures	43
5.2.1	Time Delay Lines for Memory Effect Mitigation	46
5.3	Training	47
5.3.1	Learning Rules	48
5.3.2	Advanced Training Algorithms	49
5.3.3	Assessment on Training Performance	50
5.4	IQ Imbalance Mitigation	52
5.4.1	Neural Network Design	52
5.4.2	Simulation Results	52
5.4.3	Measurement Results	53
5.5	Power Amplifier Linearization	56
5.5.1	Neural Network Design	56
5.5.2	Linearization of Saleh Model	57
5.5.3	Linearization of Polynomial Model	57
5.5.4	Linearization of Memory Polynomial Model	62
5.5.5	Measurement Results	63
5.6	IQ Imbalance Mitigation and PA Linearization	66
5.6.1	Neural Network Design	66
5.6.2	Simulation Results	67
5.6.3	Measurement Results	69
5.7	Linearization of Thermal Memory	71
5.7.1	Neural Network Design	71
5.7.2	Results on Linearization of Thermal Memory	71
5.7.3	Linearization Performance for TDD	76
5.8	Linearization of Thermal Memory and IQ Imbalance	78
5.8.1	Neural Network Design	78
5.8.2	Results on Thermal Memory and IQ Imbalance	79
5.9	Linearization of Charge Trapping Memory	81
5.9.1	Neural Network Design	81
5.9.2	Results on Linearization of Charge Trapping	82
5.10	Comparison of Results	86
5.10.1	Simulation Results	86
5.10.2	Measurement Results	87
5.10.3	Comparison with Volterra DPD	89
5.10.4	Comparison with Memory Polynomial DPD	89

6	FPGA Neurocomputing	91
6.1	System Design	91
6.2	Implementation of Transfer Functions	92
6.2.1	Piecewise Linear Approximation of Sigmoid Function	93
6.2.2	Assessment on Approximation Error	94
6.3	Hardware Neural Network	94
6.3.1	Absolute Value Calculation	96
6.3.2	HWNN Layers	96
6.3.3	Digital Design of Neurons	97
6.3.4	Parallel Computation	97
6.4	Co-Processing	98
6.4.1	Software Neural Network	98
6.4.2	Training Algorithm	99
6.4.3	Performance Monitor	99
6.4.4	Parameter Update Logic	99
7	Conclusion	101
	Bibliography	105
	Appendix	111
A	List of Publications by the Author	111
B	Levenberg-Marquardt Training	113
C	Piecewise Cubic Interpolation Algorithm	119
D	Error Vector Magnitude Estimation	120
E	ACP Calculations	121
F	Circuit Envelope Simulation Subcircuits	122
G	Characterization Results of Class-AB PA	124
H	Characterization Results of Class-ABJ PA	126
I	Measurement Results with 3G UMTS Signal	127
	List of Figures	128
	List of Tables	132