

CONTENTS

PART I CLASSICAL SWITCHING THEORY PROBLEMS

CHAPTER 1 FUNDAMENTAL CONCEPTS

1.1	Introduction	3
1.2	Boolean Algebra	4
1.2.1	Basic Postulates	5
1.2.2	Properties	5
1.2.3	Boolean Functions and Expressions	7
1.2.4	Application to Switching Circuits	7
1.3	Combinational Circuits	9
1.3.1	Analysis of Combinational Circuits	10
1.3.2	Synthesis of Combinational Circuits	12
1.4	Sequential Circuits	32
1.4.1	Sequential Machines	32
1.4.2	Memory Elements	37
1.4.3	Delays and Clocks	40
1.4.4	Synthesis of Sequential Circuits	43
1.4.5	Analysis of Sequential Circuits	54
1.5	Functions Not Realizable by Finite State Machines	56
	Sources	57
	References	57
	Problems	58

CHAPTER 2 COMBINATIONAL CIRCUITS—SELECTED TOPICS

2.1	Multiple Output Combinational Circuits	65
2.1.1	Generation of Multiple Output Prime Implicants	68
2.1.2	Selection of a Minimal Covering Set of Multiple Output Prime Implicants	72
2.2	Multiple Level Combinational Circuits	77
2.3	Decomposition of Combinational Functions	79
2.3.1	Simple Disjunctive Decompositions	80

2.3.2	Complex Disjunctive Decompositions	89
2.3.3	Nondisjunctive Decompositions	92
2.4	Special Classes of Combinational Functions	94
2.4.1	Symmetric Functions	95
2.4.2	Unate Functions	101
2.4.3	Threshold Functions	103
2.5	Complete Sets of Logic Primitives	107
	Sources	113
	References	113
	Problems	114

CHAPTER 3 SEQUENTIAL CIRCUITS—SELECTED TOPICS

3.1	Reduction of State Tables	120
3.1.1	Generation of Compatible Sets of States	122
3.1.2	Selecting a Minimal Set of Compatible Sets	127
3.2	Experiments on Sequential Circuits	142
3.2.1	Distinguishing Sequences	142
3.2.2	Homing Sequences	144
3.2.3	Machine Identification—Checking Experiments	148
3.3	Special Classes of Sequential Machines and Circuits	150
3.3.1	Information Lossless Sequential Machines	150
3.3.2	Linear Sequential Circuits	158
3.4	Regular Expressions	176
3.4.1	State Table Derivation from Regular Expression	178
3.4.2	Derivation of Regular Expression from State Table	181
	Sources	183
	References	184
	Problems	185

PART II TIMING AND STRUCTURE

CHAPTER 4 ASYNCHRONOUS SEQUENTIAL CIRCUITS

4.1	Introduction	195
4.2	Flow Table Specification	200
4.3	Flow Table Reduction	201
4.4	State Assignment	209
4.4.1	Connected Row Set Assignments	212
4.4.2	Shared Row Assignments	219

4.4.3	Single Transition Time Assignments	222
4.4.4	State Assignments for MOC Flow Tables	236
4.5	Specification of the Y-matrix	237
4.6	Delays and Hazards	240
4.6.1	Combinational Hazards	242
4.6.2	Sequential Hazards	248
4.6.3	Detection of Hazards Using Ternary Algebra	253
4.6.4	A Synthesis Example	258
4.7	Multiple-Input Changes	260
4.7.1	Simultaneous Input Changes	260
4.7.2	Unrestricted Input Changes	263
4.8	Restricted Delay Assumptions	265
4.9	Unbounded Gate Delays	271
	Sources	276
	References	276
	Problems	278

CHAPTER 5 STRUCTURALLY SIMPLE REALIZATIONS OF SEQUENTIAL MACHINES

5.1	Introduction	286
5.2	Completely Specified Unicode Assignments and Partition Algebra	287
5.3	Set System Algebra for Multicode State Assignments	291
5.4	Decomposition of Sequential Machines	308
5.5	Reduced Dependence Using Other Flip-Flop Memory Elements	315
5.6	Realizations with Reduced Feedback	321
5.6.1	Feedback Free Circuits	321
5.6.2	Realizations with a Single Feedback Loop	324
5.6.3	Using the Output Function as a Feedback Function	333
5.6.4	Feedback Shift Register (FSR) Realizations	335
5.6.5	Minimum Feedback Realizations with SR Flip-Flop Memories	343
5.7	Universal Canonical Decompositions of Sequential Machines	345
5.8	Reduced Dependence in Asynchronous Sequential Circuits	350
5.9	Decomposition of Asynchronous Circuits	355
5.10	Shift Register Realizations of Asynchronous Circuits	360

5.11	Double Rank Sequential Circuits and Counters	364
	Sources	370
	References	371
	Problems	373

CHAPTER 6 MODULAR LOGIC DESIGN

6.1	Universal Logic Modules	379
6.1.1	ULM's with Single-Rail Inputs	380
6.1.2	ULM's with One Double-Rail Input	381
6.1.3	ULM's with Double-Rail Inputs	382
6.1.4	ULM's with Interconnections between Terminals	387
6.1.5	Bounds on the Number of Terminals	389
6.2	Modular Realizations of Sequential Machines	392
6.2.1	Sequential Machines with Fixed Number of Inputs	392
6.2.2	Tree Structures	400
6.3	Cellular Arrays	408
6.3.1	One-Dimensional Arrays	408
6.3.2	Two-Dimensional Arrays	410
6.3.3	Iterative Realizations of Sequential Machines	418
6.3.4	Programmable Cellular Arrays	422
	Sources	428
	References	429
	Problems	431

PART III RELATED PROBLEMS: PHYSICAL DESIGN & MODELING

CHAPTER 7 PHYSICAL DESIGN PROBLEMS

7.1	Introduction	437
7.2	Graphical Models of Circuits	438
7.3	Partitioning to Minimize Interconnection—Optimal Solutions	441
7.3.1	Formulation as a Covering Problem	441
7.3.2	Formulation as a Mathematical Programming Problem	445
7.3.3	Optimal Partitioning with Element Replication	447
7.4	Partitioning to Minimize Interconnections—Near Optimal Solutions	449
7.4.1	Iterative Partitioning Procedure	450
7.4.2	Constructive Heuristic Partitioning Procedures	456

7.5	Partitioning to Minimize Delay	464
7.5.1	Optimal Delay Partitions for Tree Graphs	465
7.5.2	Minimum Delay Realization with Pin Constraints	470
7.6	The Placement Problem	472
7.6.1	Lower Bounds on Minimal Connection Length	475
7.6.2	A Semienumerative Procedure	481
7.6.3	Iterative Near-Optimal Placement Procedures	483
7.6.4	Constructive Placement Methods	489
7.7	Routing	493
7.7.1	Selection of Net Connections	494
7.7.2	Specification of Conductor Paths	511
	Sources	521
	References	522
	Problems	524

CHAPTER 8 MATHEMATICAL MODELS AND MAGNETIC BUBBLE LOGIC

8.1	Introduction	532
8.2	Physical Background	533
8.2.1	Propagation of Bubbles	534
8.2.2	Generation, Destruction and Detection of Bubbles	536
8.2.3	Logical Operations	537
8.3	A Mathematical Model of Bubble Interaction	540
8.4	Optimization Problems	546
8.4.1	Time and Space Considerations	547
8.4.2	Universal Memory Layouts	548
8.4.3	Number of Instructions for Realizing a Function	550
8.4.4	Speedup of Computations	554
8.5	Iterative Array Realizations	556
8.6	Bubble Conserving Logic	557
8.7	Resident Bubble Cellular Realizations	560
8.7.1	Fanout/Transmission Cell	561
8.7.2	Crossover Cell	562
8.7.3	NAND Cell	562
8.7.4	Use of Resident Bubble Cells	563
8.7.5	SR Flip-Flop Cell	566
8.8	Applications of Magnetic Bubbles	567
8.9	Conclusion	567
	Sources	568
	References	568
	Problems	569

xii Contents

APPENDIX

A.1	Definitions and Notation	571
A.2	Mathematical Programming	573
	References	574

INDEX	575
--------------	-----