

Table of Contents

Session 1: Low-Leakage and Subthreshold Circuits

Subthreshold FIR Filter Architecture for Ultra Low Power Applications	1
<i>Biswajit Mishra and Bashir M. Al-Hashimi</i>	
Reverse Vgs Static CMOS (RVGS-SCMOS); A New Technique for Dynamically Compensating the Process Variations in Sub-threshold Designs	11
<i>Bahman Kheradmand Boroujeni, Christian Piguet, and Yusuf Leblebici</i>	
Improving the Power-Delay Performance in Subthreshold Source-Coupled Logic Circuits	21
<i>Armin Tajalli, Massimo Alioto, Elizabeth J. Brauer, and Yusuf Leblebici</i>	
Design and Evaluation of Mixed 3T-4T FinFET Stacks for Leakage Reduction	31
<i>Matteo Agostinelli, Massimo Alioto, David Esseni, and Luca Selmi</i>	

Session 2: Low-Power Methods and Models

Temporal Discharge Current Driven Clustering for Improved Leakage Power Reduction in Row-Based Power-Gating	42
<i>Ashoka Sathanur, Luca Benini, Alberto Macii, Enrico Macii, and Massimo Poncino</i>	
Intelligate: Scalable Dynamic Invariant Learning for Power Reduction	52
<i>Roni Wiener, Gila Kamhi, and Moshe Y. Vardi</i>	
Analysis of Effects of Input Arrival Time Variations on On-Chip Bus Power Consumption	62
<i>Masanori Muroyama, Tohru Ishihara, and Hiroto Yasuura</i>	
Power-Aware Design via Micro-architectural Link to Implementation . . .	72
<i>Yoni Aizik, Gila Kamhi, Yael Zbar, Hadas Ronen, and Muhammad Abozaed</i>	
Untraditional Approach to Computer Energy Reduction	82
<i>Vasily G. Moshnyaga</i>	

Session 3: Arithmetic and Memories

Mixed Radix-2 and High-Radix RNS Bases for Low-Power Multiplication	93
<i>Ioannis Kouretas and Vassilis Paliouras</i>	
Power Optimization of Parallel Multipliers in Systems with Variable Word-Length	103
<i>Saeed Tahmasbi Oskuii, Per Gunnar Kjeldsberg, Lars Lundheim, and Asghar Havashki</i>	
A Design Space Comparison of 6T and 8T SRAM Core-Cells	116
<i>Florian Bauer, Georg Georgakos, and Doris Schmitt-Landsiedel</i>	
Latched CMOS DRAM Sense Amplifier Yield Analysis and Optimization	126
<i>Yan Li, Helmut Schneider, Florian Schnabel, Roland Thewes, and Doris Schmitt-Landsiedel</i>	

Session 4: Variability and Statistical Timing

Understanding the Effect of Intradie Random Process Variations in Nanometer Domino Logic	136
<i>Massimo Alioto, Gaetano Palumbo, and Melita Pennisi</i>	
A Study on CMOS Time Uncertainty with Technology Scaling.....	146
<i>Monica Figueiredo and Rui L. Aguiar</i>	
Static Timing Model Extraction for Combinational Circuits	156
<i>Bing Li, Christoph Knoth, Walter Schneider, Manuel Schmidt, and Ulf Schlichtmann</i>	
A New Bounding Technique for Handling Arbitrary Correlations in Path-Based SSTA	167
<i>Walter Schneider, Manuel Schmidt, Bing Li, and Ulf Schlichtmann</i>	
Statistical Modeling and Analysis of Static Leakage and Dynamic Switching Power	178
<i>Howard Chen, Scott Neely, Jinjun Xiong, Vladimir Zolotov, and Chandu Visweswariah</i>	

Session 5: Synchronization and Interconnect

Logic Synthesis of Handshake Components Using Structural Clustering Techniques	188
<i>Francisco Fernández-Nogueira and Josep Carmona</i>	
Fast Universal Synchronizers	199
<i>Rostislav (Reuven) Dobkin and Ran Ginosar</i>	

A Performance-Driven Multilevel Framework for the X-Based Full-Chip Router	209
<i>Tsung-Yi Ho</i>	

PMD: A Low-Power Code for Networks-on-Chip Based on Virtual Channels	219
<i>Alberto García-Ortiz, Leandro S. Indrusiak, Tudor Murgan, and Manfred Glesner</i>	

Session 6: Power Supplies and Switching Noise

Near-Field Mapping System to Scan in Time Domain the Magnetic Emissions of Integrated Circuits	229
<i>Thomas Ordas, Mathieu Lisart, Etienne Sicard, Philippe Maurine, and Lionel Torres</i>	

A Comparison between Two Logic Synthesis Forms from Digital Switching Noise Viewpoint	237
<i>Giorgio Boselli, Valentina Ciriani, Valentino Liberali, and Gabriella Trucco</i>	

Generating Worst-Case Stimuli for Accurate Power Grid Analysis	247
<i>Pedro Marques Morgado, Paulo F. Flores, José C. Monteiro, and L. Miguel Silveira</i>	

Monolithic Multi-mode DC-DC Converter with Gate Voltage Optimization	258
<i>Nuno Dias, Marcelino Santos, Floriberto Lima, Beatriz Borges, and Júlio Paisana</i>	

Session 7: Low-Power Circuits; Reconfigurable Architectures

Energy Efficiency of Power-Gating in Low-Power Clocked Storage Elements	268
<i>Christophe Giacomotto, Mandeep Singh, Milena Vratonjic, and Vojin G. Oklobdzija</i>	

A New Dynamic Logic Circuit Design for an Effective Trade-Off between Noise-Immunity, Performance and Energy Dissipation	277
<i>Fabio Frustaci, Pasquale Corsonello, Stefania Perri, and Giuseppe Cocorullo</i>	

Energy Efficient Elliptic Curve Processor	287
<i>Maurice Keller and William Marnane</i>	

Energy Efficient Coarse-Grain Reconfigurable Array for Accelerating Digital Signal Processing	297
<i>Marco Lanuzza, Stefania Perri, Pasquale Corsonello, and Martin Margala</i>	
Power-Efficient Reconfiguration Control in Coarse-Grained Dynamically Reconfigurable Architectures	307
<i>Dmitrij Kissler, Andreas Strawetz, Frank Hannig, and Jürgen Teich</i>	

Poster Session 1: Circuits and Methods

Settling-Optimization-Based Design Approach for Three-Stage Nested-Miller Amplifiers	318
<i>Andrea Pugliese, Francesco A. Amoroso, Gregorio Cappuccino, and Giuseppe Cocorullo</i>	
Ultra Low Voltage High Speed Differential CMOS Inverter	328
<i>Omid Mirmotahari and Yngvar Berg</i>	
Differential Capacitance Analysis	338
<i>Marco Bucci, Raimondo Luzzi, Giuseppe Scotti, Andrea Simonetti, and Alessandro Trifiletti</i>	
Automated Synchronous-to-Asynchronous Circuits Conversion: A Survey	348
<i>Martin Simlastik and Viera Stopjakova</i>	
Novel Cross-Transition Elimination Technique Improving Delay and Power Consumption for On-Chip Buses	359
<i>Antoine Courtay, Johann Laurent, Olivier Sentieys, and Nathalie Julien</i>	

Poster Session 2: Power and Delay Modeling

Analytical High-Level Power Model for LUT-Based Components	369
<i>Ruzica Jevtic and Carlos Carreras</i>	
A Formal Approach for Estimating Embedded System Execution Time and Energy Consumption	379
<i>Gustavo Callou, Paulo Maciel, Ermeson Carneiro, Bruno Nogueira, Eduardo Tavares, and Meuse Oliveira Jr.</i>	
Power Dissipation Associated to Internal Effect Transitions in Static CMOS Gates	389
<i>Alejandro Millan, Jorge Juan, Manuel J. Bellido, David Guerrero, Paulino Ruiz-de-Clavijo, and Julian Viejo</i>	

Disjoint Region Partitioning for Probabilistic Switching Activity Estimation at Register Transfer Level	399
<i>Felipe Machado, Teresa Riesgo, and Yago Torroja</i>	

Data Dependence of Delay Distribution for a Planar Bus	409
<i>Francesc Moll, Joan Figueras, and Antonio Rubio</i>	

Special Session: Power Optimizations Addressing Reconfigurable Architectures

Towards Novel Approaches in Design Automation for FPGA Power Optimization	419
<i>Juanjo Noguera, Robert Esser, Katarina Paulsson, Michael Hübner, and Jürgen Becker</i>	

Smart Enumeration: A Systematic Approach to Exhaustive Search	429
<i>Tim Todman, Haohuan Fu, Brittle Tsoi, Oskar Mencer, and Wayne Luk</i>	

An Efficient Approach for Managing Power Consumption Hotspots Distribution on 3D FPGAs	439
<i>Kostas Siozios and Dimitrios Soudris</i>	

Interconnect Power Analysis for a Coarse-Grained Reconfigurable Array Processor	449
<i>Mladen Berekovic, Frank Bouwens, Tom Vander Aa, and Diederik Verkest</i>	

Keynotes (Abstracts)

Integration of Power Management Units onto the SoC	458
<i>Floriberto Lima</i>	

Model to Hardware Matching for nm Scale Technologies	459
<i>Sani Nassif</i>	

Power and Profit: Engineering in the Envelope	460
<i>Ted Vucurevic</i>	

Author Index	461
---------------------------	-----