

Table of Contents

Customization and Application Specific Accelerators

A Code-Based Analytical Approach for Using Separate Device Coprocessors in Computing Systems	1
<i>Volker Hampel, Grigori Goronzy, and Erik Maehle</i>	
Scalability Evaluation of a Polymorphic Register File: A CG Case Study	13
<i>Cătălin B. Ciobanu, Xavier Martorell, Georgi K. Kuzmanov, Alex Ramirez, and Georgi N. Gaydadjiev</i>	
Experiences with String Matching on the Fermi Architecture	26
<i>Antonino Tumeo, Simone Secchi, and Oreste Villa</i>	

Multi/Many-Core Architectures

Using Amdahl's Law for Performance Analysis of Many-Core SoC Architectures Based on Functionally Asymmetric Processors	38
<i>Hao Shen and Frédéric Pétrot</i>	
Application-Aware Power Saving for Online Transaction Processing Using Dynamic Voltage and Frequency Scaling in a Multicore Environment	50
<i>Yuto Hayamizu, Kazuo Goda, Miyuki Nakano, and Masaru Kitsuregawa</i>	
Frameworks for Multi-core Architectures: A Comprehensive Evaluation Using 2D/3D Image Registration	62
<i>Richard Membarth, Frank Hannig, Jürgen Teich, Mario Körner, and Wieland Eckert</i>	

Adaptive System Architectures

Emulating Transactional Memory on FPGA Multiprocessors	74
<i>Matteo Pusceddu, Simone Ceccolini, Antonino Tumeo, Gianluca Palermo, and Donatella Sciuto</i>	
Architecture of an Adaptive Test System Built on FPGAs	86
<i>Jörg Sachße, Heinz-Dietrich Wuttke, Steffen Ostendorff, and Jorge H. Meza Escobar</i>	
An Extensible Framework for Context-Aware Smart Environments	98
<i>Angham A. Sabagh and Adil Al-Yasiri</i>	

Processor Architectures

Analysis of Execution Efficiency in the Microthreaded Processor
UTLEON3 110
Jaroslav Sykora, Leos Kafka, Martin Danek, and Lukas Kohout

A Dynamic Instruction Scratchpad Memory for Embedded Processors
Managed by Hardware 122
Stefan Metzlaff, Irakli Gulashvili, Sascha Uhrig, and Theo Ungerer

Exploring the Prefetcher/Memory Controller Design Space:
An Opportunistic Prefetch Scheduling Strategy 135
Marius Grannaes, Magnus Jahre, and Lasse Natvig

Memory Architectures Optimisation

Compiler-Assisted Selection of a Software Transactional Memory
System 147
Martin Schindewolf, Alexander Esselson, and Wolfgang Karl

An Instruction to Accelerate Software Caches..... 158
Arnaldo Azevedo and Ben Juurlink

Memory-, Bandwidth-, and Power-Aware Multi-core for a Graph
Database Workload 171
Pedro Trancoso, Norbert Martinez, and Josep-Lluis Larriba-Pey

Organic and Autonomic Computing

A Light-Weight Approach for Online State Classification of
Self-organizing Parallel Systems..... 183
David Kramer, Rainer Buchty, and Wolfgang Karl

Towards Organic Active Vision Systems for Visual Surveillance 195
Michael Wittke, Carsten Grenz, and Jörg Hähner

Emergent Behaviour in Collaborative Indoor Localisation: An Example
of Self-organisation in Ubiquitous Sensing Systems 207
Kamil Kloch, Gerald Pirkl, Paul Lukowicz, and Carl Fischer

Network-on-Chip Architectures

An Improvement of Router Throughput for On-Chip Networks Using
On-the-fly Virtual Channel Allocation 219
Son Truong Nguyen and Shigeru Oyanagi

Energy-Optimized On-Chip Networks Using Reconfigurable Shortcut Paths	231
<i>Nasibeh Teimouri, Mehdi Modarressi, Arash Tavakkol, and Hamid Sarbazi-azad</i>	
A Learning-Based Approach to the Automated Design of MPSoC Networks	243
<i>Oscar Almer, Nigel Topham, and Björn Franke</i>	
Gateway Strategies for Embedding of Automotive CAN-Frames into Ethernet-Packets and Vice Versa	259
<i>Andreas Kern, Dominik Reinhard, Thilo Streichert, and Jürgen Teich</i>	
Author Index	271