

Contents

1	Introduction	1
1.1	Automotive Electronics and EMC	1
1.2	Smart Power ICs and BCD-Technologies	2
1.3	The Development Process of ICs and the Involvement of EMC	4
1.4	Goals and Structure of this Thesis	5
2	Technological State of the Art and Theoretical Background	9
2.1	Description of Modules used to Build Automotive System ICs	9
2.2	An Exemplary BCD-Technology for Automotive System ICs	15
2.3	Operating Principles of SPICE-like Circuit Simulators	21
2.3.1	Circuit Equation Formulation and Equation Solvers	22
2.3.2	Instabilities and Inaccuracies in Circuit Simulations	26
2.3.3	Advanced Simulator Features and Analyses	28
2.4	Characterization and Simulation based on Network Parameters	29
2.4.1	Theory of Network Parameters	29
2.4.2	Network Parameters in Circuit Simulation	36
2.4.3	On-Wafer-Measurements using Vector Network Analyzers	39
2.5	Electromagnetic Field Simulation Techniques	41
2.5.1	Obtaining Network Parameters from Field Simulation	41
2.5.2	Parasitic Extraction for IC-Packages and PCBs	44
2.6	Parasitic Extraction of IC-Layouts and Post-Layout Simulation	48
2.6.1	Parasitic Extraction of the IC-Metallization	49
2.6.2	Substrate Extraction and Substrate Noise Analysis	51
2.7	Spectral Measurement of Electromagnetic Interference	55
2.7.1	The EMI-Receiver according to CISPR-16-1-1	55
2.7.2	Prediction of EMI-Receiver Readings for Periodic Signals	58
2.7.3	Clock Jitter and Spread Spectrum Modulation	60
3	Physically-based IC-Package Models for EMC Predictions	65
3.1	Introduction	65
3.2	Black-Box Models based on Electromagnetic Field Simulation	68
3.2.1	Methods	68
3.2.2	H-Parameters and (Mutual) Ground-Return Inductances	69
3.2.3	Results and Discussion	71
3.2.4	Conclusion	74
3.2.5	Alternatives to the Metallic Extension on the Die-Pad	75
3.3	Lumped-Element Models Containing Ground-Return Inductances	77
3.3.1	Ground Planes in Parasitic Extraction	78
3.3.2	Results of the Coupled Transmission Lines	83

3.3.3	Converting Terminal-based H-Parameters into Lumped-Port-based H-Parameters and Generating the Equivalent Circuit	84
3.3.4	Evaluation on the Example of the LQFP-64 Package . . .	86
3.3.5	Conclusion	88
3.4	Summary	90
4	Investigation of Inductances and RF-Losses in On-Die Power Routing	91
4.1	Introduction	91
4.2	Test Wafers and Test Structures	92
4.3	Electromagnetic Field Simulation and Parasitic Extraction	95
4.4	RLCG Parameters of the Coplanar Strips	97
4.4.1	Error Calculation and Artifacts at Low Frequencies	100
4.5	Results and Discussion of the Coplanar Strips	102
4.5.1	Distance- and Frequency-Dependence of the Inductance .	102
4.5.2	Eddy Current Losses in the Substrate	106
4.5.3	FEM-Eigenanalysis – Eddy Currents in the n-Buried Layer	109
4.5.4	Eddy Current Losses in the Metallization	114
4.6	Results and Discussion of the Loops and Inductors	115
4.7	Conclusions and Outlook	120
4.8	Summary	123
5	Accurate and Efficient Simulation of Substrate Couplings . .	125
5.1	Low-Dimensional Models of the Wafer-Substrate	125
5.1.1	The Impact of the Boundary Conditions	128
5.1.2	Equivalent Circuits Amenable to Pencil-and-Paper Calculations	135
5.1.3	Conclusion	138
5.2	An Automated Substrate Extraction Tool for BCD-Technologies . .	139
5.2.1	Overview of the Developed Substrate Extraction Tool Flow	140
5.2.2	Description of the Tool Flow and the 2D Substrate Netlisting Step	143
5.2.3	Performance of Direct and Iterative Linear Solvers when Applied to 3D FEM Models of the Wafer-Substrate	148
5.2.4	Detailed Description of the 3D Substrate Netlisting Step: Substrate Extraction using Highly Reduced FEM-Meshes (S-EHRFEM)	153
5.2.5	Evaluation of S-EHRFEM	164
5.2.6	Conclusion and Outlook	168
5.3	Summary	173

6 Evaluation of the Methodology and Analysis of the Coupling Paths Based on a Test-IC 175

6.1 Introduction 175

6.2 Description of the Test-IC and the Packaging Variants 176

6.3 Predicting the RF-Emissions using the Developed Methodology . . 183

6.3.1 A System Model that Combines the Integrated Circuit, the Substrate, the Package and the PCB 183

6.3.2 Small-Signal Analysis using the Substitution Theorem . . 194

6.4 Measurements of the Absolute Fourier Series Coefficients in the Presence of Clock Jitter, Switching and Random Noise 201

6.5 Empirical Study of the Measurement and Simulation Results . . . 206

6.5.1 The Accuracy Achieved in the DC/DC-converter’s RF-emissions, and Differentiation between Substrate-, Package-, I_{VS} - and $V_{SW,PGND}$ -dominated RF-emissions 206

6.5.2 The Impact of Die-Backside Connection on the Propagation of RF-disturbances via the Substrate 212

6.5.3 Relevance Estimation of Various Substrate Parasitics and the Accuracy of the Low-Dimensional Substrate Models . . 214

6.5.4 The Interplay of the $R_{tr,long,comp}$ and Die-Backside Grounding: Discussion using a Simplistic Circuit Model 217

6.5.5 The Relevance of Magnetic Shielding by the PCB-Ground Plane and Comparison between Different Package Models . 219

6.5.6 Bonus Topic: The RF-Emissions Caused by the Digital Disturbance Source 221

6.6 Counter-Measures in Measurement and Simulation 226

6.6.1 Package-Coupled RF-Emissions 226

6.6.2 Substrate-Coupled RF-Emissions: Technology, Layout and Packaging 227

6.6.3 Substrate-Coupled RF-Emissions: Circuit and Grounding . 231

6.7 Analysis of the Dominant Coupling Mechanisms and Parameterization of the Transfer Functions 234

6.8 Summary 246

7 Conclusion and Outlook 247

Bibliography 253