

Contents

Abstract	VII
Zusammenfassung	IX
Contents	XI
List of Abbreviations	XV
List of Figures	XVII
List of Tables	XXIII
1 Introduction	1
1.1 A Nonlinear History of Implants	1
1.2 Smart Implants and the Readout Chip	1
1.3 Vital Applications of Smart Implants	2
1.4 Motivation	2
1.5 Challenges and Work Plan.....	4
1.6 Thesis Organization	5
2 The SMARTImplant Project	7
2.1 Introduction	7
2.2 System Structure.....	7
2.2.1 The Smart Capsule	8
2.2.2 The Flexible Substrate	10
2.3 Readout Chip Specifications.....	12
2.3.1 Measurement Sequence	12
2.3.2 Electrical Specifications	13
2.4 The IMS CHIPS Gate Forrest Technology.....	14
2.4.1 Description and Architecture.....	14
2.4.2 The Digital Core.....	16
2.4.3 The Analog Core	16

2.5	Area Constraints	18
2.6	Work Plan	18
3	ASIC Version 1	19
3.1	Overview	19
3.2	Analog to Digital Converter	20
3.2.1	The Cyclic / Algorithmic Architecture	21
3.2.2	Offset Subtraction	21
3.2.3	Opamp Design	23
3.2.4	Bandgap-regulated Voltage Reference	28
3.2.5	Noise Considerations	30
3.3	Bootstrapped Current Reference	31
3.4	pH-Value Measurement	32
3.4.1	Coarse and fine Modes	34
3.5	Oxygen Measurement	34
3.5.1	Measurement Circuit and Programmable Integrator	36
3.6	Temperature Measurement	38
3.7	Remarks on the Analog Frontend	38
3.8	Digital Control and Circuits	39
3.8.1	Power Cycling	40
4	ASIC Version 2	41
4.1	Introduction to Impedance Spectroscopy	41
4.2	Impedance Spectroscopy Techniques	43
4.3	Overview of on-chip Sine Generation Methods	44
4.4	New Sine-Wave Generation Method	47
4.4.1	Background and Theory	47
4.4.2	Principle of Operation	49
4.4.3	Spectral Purity	51
4.4.4	Spectral Coverage	56

4.4.5	Spectral Density and the steps Parameter	57
4.5	VLSI Realization of new Sine-Generator	59
4.5.1	Circuit Sizing.....	60
4.5.2	Analog Circuits.....	60
4.5.3	Digital Control and Clocking	68
4.6	Overview of on-chip FRA Impedance Spectroscopy	70
4.7	New Synchronous Impedance Spectroscopy based on new Sine Generator	75
4.7.1	Measurement Sequence	76
4.7.2	Analog Frontend.....	80
5	ASIC Version 3	85
5.1	Overview of ChipFilm™ Technology	86
5.2	System Requirements	89
5.3	On-chip Temperature Measurement	92
5.4	Layout Considerations	93
5.5	Ultra-thin Chip Considerations	95
6	Measurement Results	97
6.1	Test Board and Equipment	97
6.2	Measurements of ASIC Version 1	99
6.2.1	Testing of ADC and pH Channels	100
6.2.2	Testing of Amperometric Functions.....	102
6.3	Measurements of ASIC Version 2	104
6.3.1	Sine Wave Generator Measurements.....	104
6.3.2	Impedance Spectroscopy Measurements	108
6.4	Measurements of ASIC Version 3	111
6.4.1	Test Setup	112
6.4.2	Temperature Measurements	113
6.4.3	Ultra-thin Chip.....	115

6.5 Electrochemical Measurements 116

6.5.1 Oxygen Measurements 117

6.5.2 pH-Value Measurements 117

7 Summary, Conclusions and Outlook 119

7.1 Summary..... 119

7.2 Conclusions 121

7.3 Outlook 122

References 125

Author Publications 133

Acknowledgements 135

Appendix A: Derivation of Equation (4.5) 137

Appendix B: Sine Generator VHDL Code 141