

Contents

Part I Background on Video Coding and Entropy Coding

1	Introduction to Video Compression	3
1.1	Background on Video Compression	3
1.2	Spectral Redundancy Reduction Techniques	4
1.3	Spatial Redundancy Reduction Techniques	5
1.3.1	Discrete Cosine Transform (DCT)	6
1.3.2	Integer Transform (IT)	8
1.3.3	Discrete Wavelet Transform (DWT)	11
1.4	Temporal Redundancy Reduction Techniques	13
1.4.1	Interframe Transform Coding	13
1.4.2	Conditional Replenishment	13
1.4.3	Motion Estimation	14
1.5	Statistical Redundancy Reduction Techniques	20
1.5.1	Run Length Coding (RCL)	20
1.5.2	Huffman Coding	21
1.5.3	Arithmetic Coding	22
1.6	Introduction to Video Coding Standards	23
2	Review of CAVLC, Arithmetic Coding, and CABAC	29
2.1	Introduction of CAVLC	29
2.2	Pre-CABAC Arithmetic Coders	31
2.2.1	Q-Coder	31
2.2.2	QM Coder	32
2.2.3	MQ Coder	33
2.3	CABAC of H.264/AVC	33
2.3.1	Binarization	34
2.3.2	Context Modeling	35
2.3.3	Binary Arithmetic Coding (BAC)	36
2.3.4	Comparisons of CABAC with Other Entropy Coders	39
3	Review of Existing Statistical Codec Designs	41
3.1	Acceleration Approaches for H.264/AVC Codec	41
3.2	CAVLC Decoder and Encoder Designs	42

3.2.1	CAVLC Decoder Designs	43
3.2.2	CAVLC Encoder Design	48
3.2.3	Comparisons of Synthesized CAVLC Codec Designs . . .	55
3.3	CABAC Decoder and Encoder IP Designs	57
3.3.1	CABAC Decoder Designs	57
3.3.2	CABAC Encoder Design	62
3.3.3	Comparisons of Synthesized CABAC Codec Designs . . .	65
3.4	Summary of Implementation Strategies CABAC Encoder and Decoder	67

Part II Design of a Typical Entropy Coder

4	Design of a CABAC Encoder	71
4.1	Design Methodology for the SoC-Based Entropy Coder	71
4.1.1	Performance and Complexity Analysis of CABAC Encoder	73
4.1.2	Derivation of System Specifications for CABAC Encoder .	76
4.2	HW/SW Functional Partitioning of CABAC Encoder	76
4.2.1	Analysis of Different Partitioning Schemes	77
4.2.2	Analysis on the Supporting RDO Function in HW CABAC Encoder	79
4.3	HW Encoder Functional Partitioning Schemes, and the Top-Level Encoder Architecture	80
4.3.1	Typical Hardware Functional Partitioning Scheme	82
4.3.2	Fully Pipelined Top-Level HW CABAC Encoder Architecture	84
4.4	Binarization and Generation of Bin Packet	86
4.4.1	Input SE Parsing and Binarization of Unit BN	86
4.4.2	Bin Packet Generation and Serial Output of Unit BS&CS ₂	91
4.5	Binary Arithmetic Coding (BAC)	92
4.5.1	A Typical Renormalization and Bit Packing Algorithm . .	92
4.5.2	Coding Interval Subdivision and Renormalization of Unit AR	95
4.5.3	Bit Packing of Unit BP	96
4.6	Additional Functions Supported by the CABAC Encoder	97
4.6.1	Context Model Initialization	97
4.6.2	RDO Operations Implemented in BAC	97
4.6.3	FWFT Internal FIFO Buffers	98
4.7	Summary	98
5	Efficient Architecture for Context Modeling in the CABAC Encoder	99
5.1	Context Model Selection	99
5.1.1	Scheme of Storage and Fast Access of Coded SEs of IC Sub-unit	100
5.1.2	<i>CtxIdxInc</i> Calculation (IC) of Unit CS ₁	105
5.1.3	The Memory Access (MA) Sub-unit of Unit CS ₁	110
5.2	Unit CA: Efficient Context Model Access	112
5.2.1	Context Line Access and Local Buffering	112

5.2.2	Context RAM Access Scheme Supporting RDO-on Mode .	114
5.2.3	Context Model Reallocation in Context RAM	116
5.3	Context State Backup and Restoration in P8×8 RDO Coding . . .	117
5.4	Coded SE State Backup and Restoration of Unit CS ₁	119
5.5	Summary	121
6	Design of System Bus Interface and	
	Inter-connection of SoC-Based CABAC Encoder	123
6.1	Introduction of the WISHBONE System Bus Specifications	123
6.1.1	Interface Signals of the WISHBONE System Bus	123
6.1.2	Types of Bus Cycles on the WISHBONE System Bus	125
6.1.3	Comparison of WISHBONE and AMBA System Buses	125
6.2	Design of WISHBONE System Bus Interfaces for CABAC Encoder	125
6.2.1	Functional Specifications of the WISHBONE System Bus Interfaces	126
6.2.2	Analysis of Support of WISHBONE Registered Feedback Cycles	126
6.2.3	Design of Slave Interface of WISHBONE System Bus . . .	128
6.2.4	Design of Master Interface of WISHBONE System Bus . . .	129
6.3	Design of System Bus Inter-connection	132
6.3.1	Design of WISHBONE Crossbar INTERCON	132
6.3.2	Compact SoC-Based CABAC Encoding System with WISHBONE System Bus Inter-connection	134
7	Circuit Design, Implementation, and Verification of CABAC Encoder	137
7.1	Design and Verification Flow of CABAC Encoder HW IP	137
7.1.1	Steps in Designing a CABAC Encoder	137
7.1.2	Functional Verification of the CABAC Encoder	139
7.2	Synthesis Results and Physical Design	141
8	Power Reduction Strategies, MBIST, and Design	
	Performance Comparison	145
8.1	Power Reduction Strategies and Power Consumption Analysis . .	145
8.2	MBIST Circuit of Memory Block of CABAC Encoder	147
8.3	Performance Comparison	148
8.3.1	CABAC Encoding Speed Performance of the Encoder . . .	149
8.3.2	Performance Comparison of Context Model Access Efficiency	151
8.3.3	Performance Comparison with the State-of-the-Art CABAC Encoder Design	158
9	Conclusions	163
	Bibliography	167
	Index	177