

Contents

1	Introduction	1
1.1	Contributions	6
1.2	Outline	7
2	Advanced Iterative Coding Schemes	9
2.1	Binary LDPC Codes	9
2.1.1	Encoding	10
2.1.2	State-of-the-Art Decoding	11
2.1.3	Structured Parity Check Matrices	13
2.1.4	Decoding Schedules	15
2.1.5	Iteration Control	16
2.2	Improved Error Rate Decoding of Binary LDPC Codes	17
2.2.1	The Saturated Min-Sum Algorithm	18
2.2.2	SMS as an LDPC Decoder Afterburner	22
2.2.3	Simulation Results for FER	25
2.3	Non-Binary LDPC Codes	27
2.3.1	The Extended Min-Sum Algorithm	28
2.3.2	Check Node Algorithms	30
2.3.3	Complexity Reduction	34
2.3.4	Simulation Results for FER	45
3	LDPC Decoder Hardware Architectures	47
3.1	LDPC Decoder Design Space	48
3.2	Flexible Decoder Templates	55
3.2.1	Two-Phase Decoders	55

3.2.2	Layered Decoders	58
3.2.3	High Throughput Flexible Decoders	59
3.3	Architectures for Maximum Throughput	63
3.3.1	Node Level Parallelism	63
3.3.2	Block Level Parallelism	65
3.3.3	Iteration Level Parallelism	65
3.3.4	Core Level Parallelism	67
3.3.5	Comparison of Very High Throughput Architectures	68
3.4	Architectures for Improved Error Rate Decoding	69
3.4.1	SMS Decoder Architecture	69
3.4.2	SMS Decoder as Afterburner	72
4	NB-LDPC Decoder Hardware Architectures	75
4.1	NB-LDPC Decoder Design Space	75
4.2	NB-LDPC Decoder Template	78
4.3	VFU Architectures	80
4.3.1	Serial VFU Architecture	80
4.3.2	Partially Parallel VFU Architecture	83
4.4	CFU Architectures	86
4.4.1	Forward-Backward CFU Architecture	86
4.4.2	Syndrome-Based CFU Architecture	90
5	LDPC Decoder Design Studies	95
5.1	An Ultra High Throughput LDPC Decoder Design	96
5.1.1	Decoder Architecture	96
5.1.2	Technology Exploration	96
5.1.3	Flexibility Issues	100
5.2	An UEP Decoder Design	101
5.2.1	Reliability in Hardware Architectures	102
5.2.2	Results	105
5.3	SMS LDPC Decoder Design	106
5.3.1	Implementation Setup	106
5.3.2	Implementation Results	107
5.3.3	Afterburner Decoder Implementation Results	109
5.3.4	Application to Future Technologies	110

6	NB-LDPC Decoder Design Studies	113
6.1	Variable Node Designs	114
6.2	Check Node Designs	114
6.3	Partially Parallel NB-LDPC Decoder Estimation	117
7	Conclusions and Future Work	119
8	Zusammenfassung	123
	Symbols	129
	Acronyms	131
	Bibliography	135
	List of Figures	145
	List of Tables	149