

# Contents

|          |                                        |          |
|----------|----------------------------------------|----------|
| <b>1</b> | <b>Introduction</b>                    | <b>1</b> |
| 1.1      | Motivation                             | 1        |
| 1.2      | 60 GHz Area Background                 | 2        |
| 1.2.1    | Standards and Frequency Plan           | 2        |
| 1.2.2    | Beamforming and System Architecture    | 3        |
| 1.2.3    | Enabling Technology                    | 5        |
| 1.2.4    | Applications                           | 6        |
| 1.3      | Book Objectives                        | 7        |
| 1.4      | Organization of the Following Chapters | 7        |
|          | References                             | 7        |
| <b>2</b> | <b>Background</b>                      | <b>9</b> |
| 2.1      | QVCO                                   | 9        |
| 2.1.1    | VCO Basics                             | 9        |
| 2.1.2    | Main Parameters                        | 11       |
| 2.1.3    | Phase Noise Origins                    | 15       |
| 2.1.4    | Quadrature VCO                         | 18       |
| 2.2      | LO Buffer                              | 20       |
| 2.3      | Frequency Divider                      | 24       |
| 2.3.1    | ILFD                                   | 25       |
| 2.3.2    | Static Divider                         | 28       |
| 2.4      | LNA                                    | 30       |
| 2.4.1    | NF and IIP3                            | 31       |
| 2.4.2    | LNA Topology                           | 33       |
| 2.5      | Mixer                                  | 34       |
| 2.5.1    | Main Parameters                        | 35       |
| 2.5.2    | Mixer Topology                         | 36       |
|          | References                             | 38       |

|          |                                      |           |
|----------|--------------------------------------|-----------|
| <b>3</b> | <b>Design and Simulation Results</b> | <b>41</b> |
| 3.1      | $f_T$ of the 90 Nm NMOS Transistor   | 41        |
| 3.2      | Passive Elements                     | 42        |
| 3.2.1    | Varactors                            | 42        |
| 3.2.2    | Transmission Lines                   | 43        |
| 3.2.3    | Inductors                            | 44        |
| 3.2.4    | Transformers                         | 44        |
| 3.3      | QVCO and LO Buffer                   | 46        |
| 3.3.1    | Circuit Schematic                    | 46        |
| 3.3.2    | Circuit Operation                    | 48        |
| 3.3.3    | Design Guidelines                    | 52        |
| 3.3.4    | Design Values                        | 57        |
| 3.3.5    | Simulation Results of P-QVCO         | 57        |
| 3.3.6    | Simulation Results of BS-QVCO        | 63        |
| 3.3.7    | Performance Summary                  | 63        |
| 3.4      | Divider Chain                        | 64        |
| 3.4.1    | Circuit Schematic                    | 65        |
| 3.4.2    | ILFD Locking Range                   | 65        |
| 3.4.3    | Design Guidelines                    | 68        |
| 3.4.4    | Design Values                        | 70        |
| 3.4.5    | Simulation Results                   | 70        |
| 3.4.6    | Performance Summary                  | 74        |
| 3.5      | LNA and Mixer                        | 75        |
| 3.5.1    | Circuit Schematic                    | 75        |
| 3.5.2    | Design Guidelines                    | 76        |
| 3.5.3    | Design Values                        | 76        |
| 3.5.4    | Simulation Results                   | 76        |
| 3.5.5    | Performance Summary                  | 81        |
|          | References                           | 82        |
| <b>4</b> | <b>Top-Level Design</b>              | <b>83</b> |
| 4.1      | Complete Top-Level Circuit           | 83        |
| 4.1.1    | Circuit Schematic                    | 83        |
| 4.1.2    | Design Choices                       | 83        |
| 4.1.3    | Design Values                        | 85        |
| 4.1.4    | Simulation Results                   | 85        |
| 4.2      | QVCO and Divider Sub-system          | 87        |
| 4.2.1    | Circuit Schematic                    | 87        |
| 4.2.2    | Design Choices                       | 87        |
| 4.2.3    | Design Values                        | 89        |
| 4.2.4    | Simulation Results                   | 89        |
|          | Reference                            | 93        |

|          |                                           |            |
|----------|-------------------------------------------|------------|
| <b>5</b> | <b>Layout and Post-layout Simulations</b> | <b>95</b>  |
| 5.1      | Physical Layout                           | 95         |
| 5.2      | Nominal Simulation Result                 | 95         |
| 5.2.1    | Divider                                   | 97         |
| 5.2.2    | QVCO and LO Buffer                        | 98         |
| 5.3      | PVT Simulations                           | 100        |
| <b>6</b> | <b>Conclusions</b>                        | <b>103</b> |
| 6.1      | Summary                                   | 103        |
| 6.2      | Future Work                               | 104        |
|          | Reference                                 | 105        |
|          | <b>Transformer-Coupled Buffer</b>         | <b>107</b> |