

1	Introduction	1
1.1	Motivation	1
1.2	Classification of Comparators	2
1.2.1	Comparators for Comparing Analog Values	3
1.2.2	Comparators for Comparing Digital Values	8
	References	9
2	Fundamentals of Clocked, Regenerative Comparators	11
2.1	The Static Latch	11
2.2	Basic Clocked, Regenerative Comparator Circuits	14
2.3	Analog MOS Switches	19
2.3.1	Analog Switch Implementation	20
2.3.2	Charge Injection and Clock Feedthrough	21
2.4	Characterization of Comparators	23
2.4.1	Noise, Offset and Hysteresis	23
2.4.2	Sensitivity, Metastability Error and Bit Error	31
2.4.3	Delay Time, Overdrive Recovery Time	37
2.4.4	Power Consumption	37
2.5	Measurement Techniques of Clocked, Regenerative Comparators from the Literature	37
2.6	A Low Level Consideration of the Delay Time Mismatch for Two Inverters	40
	References	46
3	State of the Art	49
	References	62

4	Nanometer CMOS Technology	65
4.1	120 nm CMOS Technology	65
4.2	65 nm Low-Power CMOS Technology	70
4.2.1	Transistor Characteristics	71
4.3	Consequences of Device Properties on Circuit Design	75
4.3.1	Transistor Speed and Gain	75
4.3.2	Supply Voltage and Signal Headroom	75
4.3.3	Low-Frequency Noise	75
4.3.4	Matching	76
4.3.5	Gate Leakage Current	76
4.3.6	Linearity	76
	References	77
5	Measurement Circuits and Setup	79
5.1	A 10 GHz Voltage Buffer in 0.12 μm CMOS Technology	79
5.1.1	Circuit Description	80
5.1.2	Measurement Results	86
5.1.3	Redesign of the Voltage Buffer for Usage in a Test Chip with a Comparator	89
5.2	Temperature Measurement	94
5.3	Transfer Stage and Delay Time Measurement of the Comparator	99
5.4	Clock Driver with Voltage-Controlled Delay Lines and a Reference Output	115
5.5	Measurement Setup	131
5.6	Microcontroller Board	134
	References	149
6	Comparators in 120 nm CMOS	151
6.1	A 660 μW , 1.5 GHz Comparator in 120 nm CMOS	151
6.1.1	Circuit Description	151
6.1.2	Measurement Results	155
6.2	A 360 μW , 2 GHz Comparator in 120 nm CMOS with Delayed Reset	159
6.2.1	Circuit Description	159
6.2.2	Measurement Results	166
6.3	A 812 μW , 4 GHz Comparator in 120 nm CMOS with Adjustable Sensitivity	170
6.3.1	Circuit Description	170
6.3.2	Measurement Results	178
6.4	A Comparator in 120 nm CMOS Requiring 0.5 V and 18 μW at 600 MHz Clock	183
6.4.1	Circuit Description	184
6.4.2	Measurement Results	192

- 6.5 A Comparator in 120 nm CMOS with Advanced Sensitivity Tuning 196
 - 6.5.1 Circuit Description 196
 - 6.5.2 Measurement Results 205
 - 6.5.3 Short Extension to Reduce the Influence of Noise and Mismatch 210
- References 213
- 7 Comparators in 65 nm CMOS 215
 - 7.1 A 7 GHz Comparator 215
 - 7.1.1 Circuit Description 215
 - 7.1.2 Measurement Results 221
 - 7.2 A Low-Offset Comparator 227
 - 7.2.1 Circuit Description 227
 - 7.2.2 Measurement Results 233
- References 237
- 8 Conclusion and Comparison 239
- References 244
- Index 247