## Table of Contents

## Session 1: Application Specific Processors Design and Implementation of a Novel Entirely Covered K<sup>2</sup> 1 Jianfeng Zhang, Wei Ding, and Hengzhu Liu The Analysis of Generic SIMT Scheduling Model Extracted from 9 Yuanxu Xu, Mingyan Yu, Chao Zhang, and Bing Yang A Unified Cryptographic Processor for RSA and ECC in RNS ....... 19 Jizeng Wei, Wei Guo, Hao Liu, and Ya Tan Real-Time Implementation of 4x4 MIMO-OFDM System for 3GPP-LTE Based on a Programmable Processor ..... 33 Ting Chen, Hengzhu Liu, and Jianghua Wan 44 A Market Data Feeds Processing Accelerator Based on FPGA ...... Xiaoyang Shen, Jiang Jiang, Liyuan Zhou, Tianyi Yang, and Li Chen 53 The Design of Video Accelerator Bus Wrapper..... Yan Xu, Longmei Nan, Pengfei Guo, and Jinfu Xu Design and Implementation of Novel Flexible Crypto Coprocessor and Its Application in Security Protocol ..... 61Shice Ni, Yong Dou, Kai Chen, and Lin Deng Session 2: Communication Architecture 73 Yongqing Wang and Minxuan Zhang Self-adaptive Scheme to Adjust Redundancy for Network Coding with TCP ..... 81 Hongyun Zhang, Wanrong Yu, Chunging Wu, Xiaofeng Hu, Liang Zhao, and Xiangdong Cui 92 Research on Shifter Based on iButterfly Network..... Zhongxiang Chang, Jinshan Hu, Chengwei Zheng, and Chao Ma A Highly-Efficient Approach to Adaptive Load Balance for Scalable

Lei Gao, Mingche Lai, Kefei Wang, and Zhengbin Pang

101

## Session 3: Computer Application and Software Optimization OpenACC to Intel Offload: Automatic Translation and Optimization . . . 111Cheng Chen, Cangun Yang, Tao Tang, Qiang Wu, and Pengfei Zhang Applying Variable Neighborhood Search Algorithm to Multicore Task 121 Chang Wang, Jiang Jiang, Xianbin Xu, Xing Han, and Qiang Cao Empirical Analysis of Human Behavior Patterns in BBS ..... 131 Guirong Chen, Wandong Cai, Huijie Xu, and Jianping Wang Performance Evaluation and Scalability Analysis of NPB-MZ on Intel 143 Yuqian Li, Yonggang Che, and Zhenghua Wang An Effective Framework of Program Optimization for High Performance 153 Pingjing Lu, Bao Li, Zhengbin Pang, Ying Zhang, Shaogang Wang, Jinbo Xu, and Yan Liu Session 4: IC Design and Test A Constant Loop Bandwidth Fraction-N Frequency Synthesizer for 163 Dun Yan, Jiancheng Li, Xiaochen Gu, Songting Li, and Chong Huang Investigation of Reproducibility and Repeatability Issue on EFT Test at IC Level to Microcontrollers ..... 171Jianwei Su, Jiancheng Li, Jianfei Wu, and Chunming Wang A Scan Chain Based SEU Test Method for Microprocessors ...... 180 Yaqing Chi, Yibai He, Bin Liang, and Chunmei Hu Session 5: Processor Architecture Achieving Predictable Performance in SMT Processors by Instruction 186 Caixia Sun, Yongwen Wang, and Jinbo Xu 198 Xing Han, Jiang Jiang, Yuzhuo Fu, and Chang Wang Backhaul-Route Pre-Configuration Mechanism for Delay Optimization

Xiantuo Tang, Feng Wang, Zuocheng Xing, and Qinglin Wang

208

Table of Contents	XIII
A Novel CGRA Architecture and Mapping Algorithm for Application  Acceleration	218
Session 6: Technology on the Horizon	
Tunable Negative Differential Resistance of Single-Electron Transistor Controlled by Capacitance	228
Modeling and Electrical Simulations of Thin-Film Gated SOI Lateral PIN Photodetectors for High Sensitivity and Speed Performances	235
A Full Adder Based on Hybrid Single-Electron Transistors and MOSFETs at Room Temperature	244
Author Index	251