

Table of Contents

Session 1: Application Specific Processors

Design and Implementation of a Novel Entirely Covered K ² CORDIC	1
<i>Jianfeng Zhang, Wei Ding, and Hengzhu Liu</i>	
The Analysis of Generic SIMT Scheduling Model Extracted from GPU	9
<i>Yuanxu Xu, Mingyan Yu, Chao Zhang, and Bing Yang</i>	
A Unified Cryptographic Processor for RSA and ECC in RNS	19
<i>Jizeng Wei, Wei Guo, Hao Liu, and Ya Tan</i>	
Real-Time Implementation of 4x4 MIMO-OFDM System for 3GPP-LTE Based on a Programmable Processor	33
<i>Ting Chen, Hengzhu Liu, and Jianghua Wan</i>	
A Market Data Feeds Processing Accelerator Based on FPGA	44
<i>Xiaoyang Shen, Jiang Jiang, Liyuan Zhou, Tianyi Yang, and Li Chen</i>	
The Design of Video Accelerator Bus Wrapper	53
<i>Yan Xu, Longmei Nan, Pengfei Guo, and Jinfu Xu</i>	
Design and Implementation of Novel Flexible Crypto Coprocessor and Its Application in Security Protocol	61
<i>Shice Ni, Yong Dou, Kai Chen, and Lin Deng</i>	

Session 2: Communication Architecture

Wormhole Bubble in Torus Networks	73
<i>Yongqing Wang and Minxuan Zhang</i>	
Self-adaptive Scheme to Adjust Redundancy for Network Coding with TCP	81
<i>Hongyun Zhang, Wanrong Yu, Chunqing Wu, Xiaofeng Hu, Liang Zhao, and Xiangdong Cui</i>	
Research on Shifter Based on iButterfly Network	92
<i>Zhongxiang Chang, Jinshan Hu, Chengwei Zheng, and Chao Ma</i>	
A Highly-Efficient Approach to Adaptive Load Balance for Scalable TBGP	101
<i>Lei Gao, Mingche Lai, Kefei Wang, and Zhengbin Pang</i>	

Session 3: Computer Application and Software Optimization

OpenACC to Intel Offload: Automatic Translation and Optimization . . . 111
Cheng Chen, Canqun Yang, Tao Tang, Qiang Wu, and Pengfei Zhang

Applying Variable Neighborhood Search Algorithm to Multicore Task Scheduling Problem 121
Chang Wang, Jiang Jiang, Xianbin Xu, Xing Han, and Qiang Cao

Empirical Analysis of Human Behavior Patterns in BBS 131
Guirong Chen, Wandong Cai, Huijie Xu, and Jianping Wang

Performance Evaluation and Scalability Analysis of NPB-MZ on Intel Xeon Phi Coprocessor 143
Yuqian Li, Yonggang Che, and Zhenghua Wang

An Effective Framework of Program Optimization for High Performance Computing 153
Pingjing Lu, Bao Li, Zhengbin Pang, Ying Zhang, Shaogang Wang, Jinbo Xu, and Yan Liu

Session 4: IC Design and Test

A Constant Loop Bandwidth Fraction-N Frequency Synthesizer for GNSS Receivers 163
Dun Yan, Jiancheng Li, Xiaochen Gu, Songting Li, and Chong Huang

Investigation of Reproducibility and Repeatability Issue on EFT Test at IC Level to Microcontrollers 171
Jianwei Su, Jiancheng Li, Jianfei Wu, and Chunming Wang

A Scan Chain Based SEU Test Method for Microprocessors 180
Yaqing Chi, Yibai He, Bin Liang, and Chunmei Hu

Session 5: Processor Architecture

Achieving Predictable Performance in SMT Processors by Instruction Fetch Policy 186
Caixia Sun, Yongwen Wang, and Jinbo Xu

Reconfigurable Many-Core Processor with Cache Coherence 198
Xing Han, Jiang Jiang, Yuzhuo Fu, and Chang Wang

Backhaul-Route Pre-Configuration Mechanism for Delay Optimization in NoCs 208
Xiantuo Tang, Feng Wang, Zuocheng Xing, and Qinglin Wang

A Novel CGRA Architecture and Mapping Algorithm for Application Acceleration	218
<i>Li Zhou, Hengzhu Liu, and Dongpei Liu</i>	

Session 6: Technology on the Horizon

Tunable Negative Differential Resistance of Single-Electron Transistor Controlled by Capacitance	228
<i>Xiaobao Chen, Zuocheng Xing, and Bingcai Sui</i>	

Modeling and Electrical Simulations of Thin-Film Gated SOI Lateral PIN Photodetectors for High Sensitivity and Speed Performances	235
<i>Guoli Li, Yun Zeng, Wei Hu, Yu Xia, and Wei Peng</i>	

A Full Adder Based on Hybrid Single-Electron Transistors and MOSFETs at Room Temperature	244
<i>Xiaobao Chen, Zuocheng Xing, and Bingcai Sui</i>	

Author Index	251
------------------------	-----