## Table of Contents

Process Aware Ultra-High-Speed Hybrid Sensing Technique for Low Power Near-Threshold SRAM	L
Bhupendra Singh Reniwal and Santosh Kumar Vishvakarma	
A Novel Design Methodology for High Tuning Linearity and Wide Tuning Range Ring Voltage Controlled Oscillator	)
A Low-Power Wideband High Dynamic Range Single-Stage Variable  Gain Amplifier	)
An Ultra-Wideband Baseband Transmitter Design for Wireless Body Area Network	3
Computational Functions' VLSI Implementation for Compressed Sensing	5
A Novel Input Capacitance Modeling Methodology for Nano-Scale VLSI Standard Cell Library Characterization	4
An Area Efficient Wide Range On-Chip Delay Measurement Architecture	9
10 Gbps Current Mode Logic I/O Buffer	9
Kapees: A New Tool for Standard Cell Placement	3
Preemptive Test Scheduling for Network-on-Chip Using Particle Swarm Optimization	4

Energy Efficient Array Initialization Using Loop Unrolling with Partial Gray Code Sequence	83
Design and Simulation of Bulk Micromachined Accelerometer for Avionics Application	94
Performance Analysis of Subthreshold 32-Bit Kogge-Stone Adder for Worst-Case-Delay and Power in Sub-micron Technology	100
Characterization of Logical Effort for Improved Delay	108
A Dual Material Double-Layer Gate Stack Junctionless Transistor for Enhanced Analog Performance	118
An Improved $g_m/I_D$ Methodology for Ultra-Low-Power Nano-Scale CMOS OTA Design	128
An Efficient RF Energy Harvester with Tuned Matching Circuit Sachin Agrawal, Sunil Pandey, Jawar Singh, and P.N. Kondekar	138
A Modified Gate Replacement Algorithm for Leakage Reduction Using Dual- $T_{\rm ox}$ in CMOS VLSI Circuits	146
Impact of Fin Width and Graded Channel Doping on the Performance of 22nm SOI FinFET	153
Power Reduction by Integrated Within_Clock_Power Gating and Power Gating (WCPG_in_PG)	160
Design and Analysis of a Novel Noise Cancelling Topology for Common Gate UWB LNAs	169
A Combined CMOS Reference Circuit with Supply and Temperature Compensation	177
Convex Optimization of Energy and Delay Using Logical Effort Method in Deep Sub-micron Technology	185

Table of Contents	XV
A Cache-Aware Strategy for H.264 Decoding on Multi-processor  Architectures	194
Random-LRU: A Replacement Policy for Chip Multiprocessors	204
Analysis of Crosstalk Deviation for Bundled MWCNT with Process Induced Height and Width Variations	214
Congestion Balancing Global Router	223
CMOS ASIC Design of a High Performance Digital Fuzzy Processor That Can Compute on Arbitrary Membership Functions	233
Variation Robust Subthreshold SRAM Design with Ultra Low Power Consumption	242
Modeling of High Frequency Out-of-Plane Single Axis MEMS Capacitive Accelerometer	249
CPK Based IO AC Timing Closure to Reduce Yield Loss and Test Time	257
Optimization of Underlap FinFETs and Its SRAM Performance Projections Using High-k Spacers	267
On-Chip Dilution from Multiple Concentrations of a Sample Fluid Using Digital Microfluidics	274
Automatic Test Bench Generation and Connection in Modern Verification Environments: Methodology and Tool	284

## XVI Table of Contents

A Methodology for Early and Accurate Analysis of Inrush and Latency Tradeoffs during Power-Domain Wakeup	294
Fault Aware Dynamic Adaptive Routing Using LBDR	304
Architectural Level Sub-threshold Leakage Power Estimation of SRAM Arrays with Its Peripherals	312
On Designing Testable Reversible Circuits Using Gate Duplication Joyati Mondal, Debesh Kumar Das, Dipak Kumar Kole, Hafizur Rahaman, and Bhargab B. Bhattacharya	322
Circuit Transient Analysis Using State Space Equations	330
3D CORDIC Algorithm Based Cartesian to Spherical Coordinate Converter	337
Level-Accurate Peak Activity Estimation in Combinational Circuit Using BILP	345
Design and Optimization of a 2x2 Directional Microstrip Patch Antenna	353
A New Method for Route Based Synthesis and Placement in Digital Microfluidic Biochips	361
Defect Diagnosis of Digital Circuits Using Surrogate Faults	376
Author Index	387