

Table of Contents

| | |
|---|----|
| Process Aware Ultra-High-Speed Hybrid Sensing Technique for Low Power Near-Threshold SRAM | 1 |
| <i>Bhupendra Singh Reniwal and Santosh Kumar Vishvakarma</i> | |
| A Novel Design Methodology for High Tuning Linearity and Wide Tuning Range Ring Voltage Controlled Oscillator | 10 |
| <i>Gudlavalleti Rajahari, Yashu Anand Varshney, and Subash Chandra Bose</i> | |
| A Low-Power Wideband High Dynamic Range Single-Stage Variable Gain Amplifier | 19 |
| <i>Vivek Verma and Chetan D. Parikh</i> | |
| An Ultra-Wideband Baseband Transmitter Design for Wireless Body Area Network | 26 |
| <i>R.K. Naga Mahesh, Akash Ganesan, Manchi Pavan Kumar, and Roy P. Paily</i> | |
| Computational Functions' VLSI Implementation for Compressed Sensing | 35 |
| <i>Shrirang Korde, Amol Khandare, Raghavendra Deshmukh, and Rajendra Patrikar</i> | |
| A Novel Input Capacitance Modeling Methodology for Nano-Scale VLSI Standard Cell Library Characterization | 44 |
| <i>Akhtar W. Alam, Esakkimuthu Dhakshinamoorthy, Prince Mathew, and Narender Ponna</i> | |
| An Area Efficient Wide Range On-Chip Delay Measurement Architecture | 49 |
| <i>Rahul Krishnamurthy and G.K. Sharma</i> | |
| 10 Gbps Current Mode Logic I/O Buffer | 59 |
| <i>Akhil Rathore and Chetan D. Parikh</i> | |
| Kapees: A New Tool for Standard Cell Placement | 66 |
| <i>Sameer Pawanekar, Kalpesh Kapoor, and Gaurav Trivedi</i> | |
| Preemptive Test Scheduling for Network-on-Chip Using Particle Swarm Optimization | 74 |
| <i>Kanchan Manna, Shailesh Singh, Santanu Chattopadhyay, and Indranil Sengupta</i> | |

| | |
|---|-----|
| Energy Efficient Array Initialization Using Loop Unrolling with Partial Gray Code Sequence | 83 |
| <i>Sumanta Pyne and Ajit Pal</i> | |
| Design and Simulation of Bulk Micromachined Accelerometer for Avionics Application | 94 |
| <i>Amit Sharma, Ravindra Mukhiya, S. Santosh Kumar, and B.D. Pant</i> | |
| Performance Analysis of Subthreshold 32-Bit Kogge-Stone Adder for Worst-Case-Delay and Power in Sub-micron Technology | 100 |
| <i>Himadri Singh Raghav, Sachin Maheshwari, and Brahmadeo Prasad Singh</i> | |
| Characterization of Logical Effort for Improved Delay | 108 |
| <i>Sachin Maheshwari, Himadri Singh Raghav, and Anu Gupta</i> | |
| A Dual Material Double-Layer Gate Stack Junctionless Transistor for Enhanced Analog Performance | 118 |
| <i>Ratul Kumar Baruah and Roy P. Paily</i> | |
| An Improved g_m/I_D Methodology for Ultra-Low-Power Nano-Scale CMOS OTA Design | 128 |
| <i>Somnath Paul, Abhijit Dana, and Soumya Pandit</i> | |
| An Efficient RF Energy Harvester with Tuned Matching Circuit | 138 |
| <i>Sachin Agrawal, Sunil Pandey, Jawar Singh, and P.N. Kondekar</i> | |
| A Modified Gate Replacement Algorithm for Leakage Reduction Using Dual- T_{ox} in CMOS VLSI Circuits | 146 |
| <i>Surabhi Singh, Brajesh Kumar Kaushik, and Sudeb Dasgupta</i> | |
| Impact of Fin Width and Graded Channel Doping on the Performance of 22nm SOI FinFET | 153 |
| <i>Jose Joseph and Rajendra Patrikar</i> | |
| Power Reduction by Integrated Within-Clock Power Gating and Power Gating (WCPG_in_PG) | 160 |
| <i>Debanjali Nath, Priyanka Choudhury, and Sambhu Nath Pradhan</i> | |
| Design and Analysis of a Novel Noise Cancelling Topology for Common Gate UWB LNAs | 169 |
| <i>Mohd Anwar, Syed Azeemuddin, and Mohammed Zafar Ali Khan</i> | |
| A Combined CMOS Reference Circuit with Supply and Temperature Compensation | 177 |
| <i>Madhusoodan Agrawal and Alpana Agarwal</i> | |
| Convex Optimization of Energy and Delay Using Logical Effort Method in Deep Sub-micron Technology | 185 |
| <i>Sachin Maheshwari, Rameez Raza, Pramod Kumar, and Anu Gupta</i> | |

| | |
|---|-----|
| A Cache-Aware Strategy for H.264 Decoding on Multi-processor Architectures | 194 |
| <i>Arani Bhattacharya, Ansuman Banerjee, Susmita Sur-Kolay, Prasenjit Basu, and Bhaskar J. Karmakar</i> | |
| Random-LRU: A Replacement Policy for Chip Multiprocessors | 204 |
| <i>Shirshendu Das, Nagaraju Polavarapu, Prateek D. Hakwe, and Hemangee K. Kapoor</i> | |
| Analysis of Crosstalk Deviation for Bundled MWCNT with Process Induced Height and Width Variations | 214 |
| <i>Jainender Kumar, Manoj Kumar Majumder, Brajesh Kumar Kaushik, and Sudeb Dasgupta</i> | |
| Congestion Balancing Global Router | 223 |
| <i>Shyamapada Mukherjee, Jibesh Patra, and Suchismita Roy</i> | |
| CMOS ASIC Design of a High Performance Digital Fuzzy Processor That Can Compute on Arbitrary Membership Functions | 233 |
| <i>Anirban Guha and Shubhajit Roy Chowdhury</i> | |
| Variation Robust Subthreshold SRAM Design with Ultra Low Power Consumption | 242 |
| <i>Saima Cherukat and Vineet Sahula</i> | |
| Modeling of High Frequency Out-of-Plane Single Axis MEMS Capacitive Accelerometer | 249 |
| <i>Prashant Singh, Pooja Srivastava, Ram Mohan Verma, and Saurabh Jaiswal</i> | |
| CPK Based IO AC Timing Closure to Reduce Yield Loss and Test Time | 257 |
| <i>Sandip Ghosh and Rohit Srivastava</i> | |
| Optimization of Underlap FinFETs and Its SRAM Performance Projections Using High- <i>k</i> Spacers | 267 |
| <i>Pankaj Kr. Pal, Brajesh Kumar Kaushik, and Sudeb Dasgupta</i> | |
| On-Chip Dilution from Multiple Concentrations of a Sample Fluid Using Digital Microfluidics | 274 |
| <i>Sudip Roy, Bhargab B. Bhattacharya, Sarmishtha Ghoshal, and Krishnendu Chakrabarty</i> | |
| Automatic Test Bench Generation and Connection in Modern Verification Environments: Methodology and Tool | 284 |
| <i>Rohit Srivastava, Gaurav Gupta, Sarvesh Patankar, and Nandini Mudgil</i> | |

| | |
|--|-----|
| A Methodology for Early and Accurate Analysis of Inrush and Latency Tradeoffs during Power-Domain Wakeup | 294 |
| <i>Vipul Singhal, Ayon Dey, Suresh Mallala, and Somshubhra Paul</i> | |
| Fault Aware Dynamic Adaptive Routing Using LBDR | 304 |
| <i>Rimpy Bishnoi, Vijay Lazmi, Manoj Singh Gaur, and Mohit Baskota</i> | |
| Architectural Level Sub-threshold Leakage Power Estimation of SRAM Arrays with Its Peripherals | 312 |
| <i>Nupur Navlakha, Lokesh Garg, Dharmendar Boolchandani, and Vineet Sahula</i> | |
| On Designing Testable Reversible Circuits Using Gate Duplication | 322 |
| <i>Joyati Mondal, Debesh Kumar Das, Dipak Kumar Kole, Hafizur Rahaman, and Bhargab B. Bhattacharya</i> | |
| Circuit Transient Analysis Using State Space Equations..... | 330 |
| <i>Kai Chi Alex Lam and Mark Zwolinski</i> | |
| 3D CORDIC Algorithm Based Cartesian to Spherical Coordinate Converter | 337 |
| <i>Anita Jain and Kavita Khare</i> | |
| Level-Accurate Peak Activity Estimation in Combinational Circuit Using BILP | 345 |
| <i>Jaynarayan T. Tudu, Deepak Malani, and Virendra Singh</i> | |
| Design and Optimization of a 2x2 Directional Microstrip Patch Antenna | 353 |
| <i>Cerin Ninan, Chandra Shekhar, and M. Radhakrishna</i> | |
| A New Method for Route Based Synthesis and Placement in Digital Microfluidic Biochips | 361 |
| <i>Pranab Roy, Samadrita Bhattacharya, Hafizur Rahaman, and Parthasarathi Dasgupta</i> | |
| Defect Diagnosis of Digital Circuits Using Surrogate Faults..... | 376 |
| <i>Chidambaram Alagappan and Vishwani D. Agrawal</i> | |
| Author Index | 387 |