

Contents

1	Basic Concepts and Background	1
1.1	Introduction	1
1.2	An Introduction into Computational Intelligence	5
1.2.1	Evolutionary Computation	5
1.2.2	Fuzzy Logic	7
1.2.3	Machine Learning	9
1.3	Fundamental Concepts in Optimization	9
1.4	Design and Computer-Aided Design of Analog/RF IC	11
1.4.1	Overview of Analog/RF Circuit and System Design	11
1.4.2	Overview of the Computer-Aided Design of Analog/RF ICs	13
1.5	Summary	15
	References	16
2	Fundamentals of Optimization Techniques in Analog IC Sizing	19
2.1	Analog IC Sizing: Introduction and Problem Definition	19
2.2	Review of Analog IC Sizing Approaches	21
2.3	Implementation of Evolutionary Algorithms	23
2.3.1	Overview of the Implementation of an EA	23
2.3.2	Differential Evolution	24
2.4	Basics of Constraint Handling Techniques	27
2.4.1	Static Penalty Functions	27
2.4.2	Selection-Based Constraint Handling Method	28
2.5	Multi-objective Analog Circuit Sizing	29
2.5.1	NSGA-II	29
2.5.2	MOEA/D	32
2.6	Analog Circuit Sizing Examples	34
2.6.1	Folded-Cascode Amplifier	34
2.6.2	Single-Objective Constrained Optimization	34
2.6.3	Multi-objective Optimization	36
2.7	Summary	38
	References	39

3	High-Performance Analog IC Sizing: Advanced Constraint Handling and Search Methods	41
3.1	Challenges in Analog Circuit Sizing	41
3.2	Advanced Constrained Optimization Techniques	42
3.2.1	Overview of the Advanced Constraint Handling Techniques	42
3.2.2	A Self-Adaptive Penalty Function-Based Method	44
3.3	Hybrid Methods	47
3.3.1	Overview of Hybrid Methods	47
3.3.2	Popular Hybridization and Memetic Algorithm for Numerical Optimization	48
3.4	MSOEA: A Hybrid Method for Analog IC Sizing	50
3.4.1	Evolutionary Operators	50
3.4.2	Constraint Handling Method	53
3.4.3	Scaling Up of MSOEA	53
3.4.4	Experimental Results of MSOEA	56
3.5	Summary	61
	References	61
4	Analog Circuit Sizing with Fuzzy Specifications: Addressing Soft Constraints	63
4.1	Introduction	63
4.2	The Motivation of Analog Circuit Sizing with Imprecise Specifications	64
4.2.1	Why Imprecise Specifications Are Necessary	64
4.2.2	Review of Early Works	65
4.3	Design of Fuzzy Numbers	66
4.4	Fuzzy Selection-Based Constraint Handling Methods (Single-Objective)	68
4.5	Single-Objective Fuzzy Analog IC Sizing	70
4.5.1	Fuzzy Selection-Based Differential Evolution Algorithm	70
4.5.2	Experimental Results and Comparisons	71
4.6	Multi-objective Fuzzy Analog Sizing	75
4.6.1	Multi-objective Fuzzy Selection Rules	76
4.6.2	Experimental Results for Multi-objective Fuzzy Analog Circuit Sizing	78
4.7	Summary	81
	References	82
5	Process Variation-Aware Analog Circuit Sizing: Uncertain Optimization	85
5.1	Introduction to Analog Circuit Sizing Considering Process Variations	85

5.1.1	Why Process Variations Need to be Taken into Account in Analog Circuit Sizing	85
5.1.2	Yield Optimization, Yield Estimation and Variation-Aware Sizing	86
5.1.3	Traditional Methods for Yield Optimization	88
5.2	Uncertain Optimization Methodologies	90
5.3	The Pruning Method	92
5.4	Advanced MC Sampling Methods	93
5.4.1	AYLeSS: A Fast Yield Estimation Method for Analog IC	95
5.4.2	Experimental Results of AYLeSS	99
5.5	Summary	103
	References	103
6	Ordinal Optimization-Based Methods for Efficient Variation-Aware Analog IC Sizing	107
6.1	Ordinal Optimization	108
6.2	Efficient Evolutionary Search Techniques	110
6.2.1	Using Memetic Algorithms	110
6.2.2	Using Modified Evolutionary Search Operators	111
6.3	Integrating OO and Efficient Evolutionary Search	113
6.4	Experimental Methods and Verifications of ORDE	116
6.4.1	Experimental Methods for Uncertain Optimization with MC Simulations	116
6.4.2	Experimental Verifications of ORDE	117
6.5	From Yield Optimization to Single-Objective Analog Circuit Variation-Aware Sizing	119
6.5.1	ORDE-Based Single-Objective Variation-Aware Analog Circuit Sizing	120
6.5.2	Example	121
6.6	Bi-objective Variation-Aware Analog Circuit Sizing	122
6.6.1	The MOOLP Algorithm	123
6.6.2	Experimental Results	128
6.7	Summary	130
	References	130
7	Electromagnetic Design Automation: Surrogate Model Assisted Evolutionary Algorithm	133
7.1	Introduction to Simulation-Based Electromagnetic Design Automation	134
7.2	Review of the Traditional Methods	135
7.2.1	Integrated Passive Component Synthesis	135
7.2.2	RF Integrated Circuit Synthesis	137
7.2.3	Antenna Synthesis	138

7.3	Challenges of Electromagnetic Design Automation.	139
7.4	Surrogate Model Assisted Evolutionary Algorithms	140
7.5	Gaussian Process Machine Learning	142
7.5.1	Gaussian Process Modeling	143
7.5.2	Discussions of GP Modeling	144
7.6	Artificial Neural Networks.	147
7.7	Summary.	148
	References	149
8	Passive Components Synthesis at High Frequencies:	
	Handling Prediction Uncertainty.	153
8.1	Individual Threshold Control Method	154
8.1.1	Motivations and Algorithm Structure	154
8.1.2	Determination of the MSE Thresholds	155
8.2	The GPDECO Algorithm.	158
8.2.1	Scaling Up of GPDECO	158
8.2.2	Experimental Verification of GPDECO.	160
8.3	Prescreening Methods	161
8.3.1	The Motivation of Prescreening	161
8.3.2	Widely Used Prescreening Methods	163
8.4	MMLDE: A Hybrid Prescreening and Prediction Method	165
8.4.1	General Overview.	165
8.4.2	Integrating Surrogate Models into EA.	166
8.4.3	The General Framework of MMLDE	168
8.4.4	Experimental Results of MMLDE	169
8.5	SAEA for Multi-objective Expensive Optimization and Generation Control Method	173
8.5.1	Overview of Multi-objective Expensive Optimization Methods.	174
8.5.2	The Generation Control Method.	175
8.6	Handling Multiple Objectives in SAEA.	176
8.6.1	The GPMOOG Method.	177
8.6.2	Experimental Result	180
8.7	Summary.	182
	References	182
9	mm-Wave Linear Amplifier Design Automation:	
	A First Step to Complex Problems	185
9.1	Problem Analysis and Key Ideas	186
9.1.1	Overview of EMLDE	186
9.1.2	The Active Components Library and the Look-up Table for Transmission Lines.	187
9.1.3	Handling Cascaded Amplifiers.	188
9.1.4	The Two Optimization Loops	188

9.2	Naive Bayes Classification	190
9.3	Key Algorithms in EMLDE	191
9.3.1	The ABGPDE Algorithm.	191
9.3.2	The Embedded SBDE Algorithm	193
9.4	Scaling Up of the EMLDE Algorithm.	193
9.5	Experimental Results	195
9.5.1	Example Circuit	195
9.5.2	Three-Stage Linear Amplifier Synthesis	197
9.6	Summary	199
	References	199
10	mm-Wave Nonlinear IC and Complex Antenna Synthesis: Handling High Dimensionality	201
10.1	Main Challenges for the Targeted Problem and Discussions	202
10.2	Dimension Reduction	204
10.2.1	Key Ideas	204
10.2.2	GP Modeling with Dimension Reduction Versus Direct GP Modeling	206
10.3	The Surrogate Model-Aware Search Mechanism	206
10.4	Experimental Tests on Mathematical Benchmark Problems	210
10.4.1	Test Problems	210
10.4.2	Performance and Analysis	210
10.5	60 GHz Power Amplifier Synthesis by GPEME	219
10.6	Complex Antenna Synthesis with GPEME	223
10.6.1	Example 1: Microstrip-fed Crooked Cross Slot Antenna	225
10.6.2	Example 2: Inter-chip Wireless Antenna	228
10.6.3	Example 3: Four-element Linear Array Antenna	230
10.7	Summary	232
	References	234