

Table of Contents

Session 1: Microprocessor and Implementation

A Method of Balancing the Global Multi-mode Clock Network in Ultra-large Scale CPU	1
<i>Zhuo Ma, Zhenyu Zhao, Yang Guo, Lunguo Xie, and Jinshan Yu</i>	
Hardware Architecture for the Parallel Generation of Long-Period Random Numbers Using MT Method	8
<i>Shengfei Wu, Jiang Jiang, and Yuzhuo Fu</i>	
MGTE: A Multi-level Hybrid Verification Platform for a 16-Core Processor	16
<i>Xiaobo Yan, Rangyu Deng, Caixia Sun, and Qiang Dou</i>	
An Efficient Parallel SURF Algorithm for Multi-core Processor	27
<i>Zhong Liu, Binchao Xing, and Yueyue Chen</i>	
A Study of Cache Design in Stream Processor	38
<i>Chiyuan Ma and Zhenyu Zhao</i>	
Design and Implementation of Dynamically Reconfigurable Token Coherence Protocol for Many-Core Processor	49
<i>Chuan Zhou, Yuzhuo Fu, Jiang Jiang, Xing Han, and Kaikai Yang</i>	
Dynamic and Online Task Scheduling Algorithm Based on Virtual Compute Group in Many-Core Architecture	57
<i>Ziyang Liu, Yuzhuo Fu, Jiang Jiang, and Xing Han</i>	
ADL and High Performance Processor Design	67
<i>Liu Yang, Xiaoqiang Ni, Yusong Tan, and Hengzhu Liu</i>	

Session 2: Design of Integration Circuit

The Design of the ROHC Header Compression Accelerator	75
<i>Mengmeng Yan and Shengbing Zhang</i>	
A Hardware Implementation of Nussinov RNA Folding Algorithm	84
<i>Qilong Su, Jiang Jiang, and Yuzhuo Fu</i>	
A Configurable Architecture for 1-D Discrete Wavelet Transform	92
<i>Qing Sun, Jiang Jiang, and Yuzhuo Fu</i>	
A Comparison of Folded Architectures for the Discrete Wavelet Transform	102
<i>Jia Zhou and Jiang Jiang</i>	

A High Performance DSP System with Fault Tolerant for Space Missions	111
<i>Kang Xia, Ao Shen, Yuzhuo Fu, Ting Liu, and Jiang Jiang</i>	
The Design and Realization of Campus Information Release Platform Based on Android Framework	121
<i>Jie Wang, Xue Yu, Yu Zeng, and Dongri Yang</i>	
A Word-Length Optimized Hardware Gaussian Random Number Generator Based on the Box-Muller Method	129
<i>Yuan Li, Jiang Jiang, Minxuan Zhang, and Shaojun Wei</i>	

Session 3: I/O Interconnect

DAMQ Sharing Scheme for Two Physical Channels in High Performance Router	138
<i>Yongqing Wang and Minxuan Zhang</i>	
Design and Implementation of Dynamic Reliable Virtual Channel for Network-on-Chip	148
<i>Peng Wu, Yuzhuo Fu, and Jiang Jiang</i>	
HCCM: A Hierarchical Cross-Connected Mesh for Network on Chip	155
<i>Liquo Zhang, Huimin Du, and Jianyuan Liu</i>	
Efficient Broadcast Scheme Based on Sub-network Partition for Many-Core CMPs on Gem5 Simulator	163
<i>Kaikai Yang, Yuzhuo Fu, Xing Han, and Jiang Jiang</i>	
A Quick Method for Mapping Cores Onto 2D-Mesh Based Networks on Chip	173
<i>Zhenlong Song, Yong Dou, Mingling Zheng, and Weixia Xu</i>	

Session 4: Measurement, Verification, and Others

A Combined Hardware/Software Measurement for ARM Program Execution Time	185
<i>Liangliang Kong and Jianhui Jiang</i>	
A Low-Complexity Parallel Two-Sided Jacobi Complex SVD Algorithm and Architecture for MIMO Beamforming Systems	202
<i>Weihua Ding, Jiangpeng Li, Guanghui He, and Jun Ma</i>	
A Thermal-Aware Task Mapping Algorithm for Coarse Grain Reconfigurable Computing System	211
<i>Shizhuo Tang, Naifeng Jing, Weiguang Sheng, Weifeng He, and Zhigang Mao</i>	

DC Offset Mismatch Calibration for Time-Interleaved ADCs in High-Speed OFDM Receivers	221
<i>Yulong Zheng, Zhiting Yan, Jun Ma, and Guanghui He</i>	
A Novel Graph Model for Loop Mapping on Coarse-Grained Reconfigurable Architectures	231
<i>Ziyu Yang, Ming Yan, Dawei Wang, and Sikun Li</i>	
Memristor Working Condition Analysis Based on SPICE Model	242
<i>Zhuo Bi, Ying Zhang, and Yunchuan Xu</i>	
On Stepsize of Fast Subspace Tracking Methods	253
<i>Zhu Cheng, Zhan Wang, Haitao Liu, and Majid Ahmadi</i>	
Author Index	263