

Contents

1	Introduction	1
1.1	Analog IC Design	1
1.2	The Analog IC Design Automation Flow	3
1.3	Analog IC Layout Automation	5
1.4	Conclusions	6
	References	6
2	State of the Art on Analog Layout Automation	9
2.1	Placement	9
2.1.1	Layout Constraints	10
2.1.2	Chip Floorplan Representations	10
2.1.3	Approaches	15
2.2	Layout Generation Tools	16
2.3	Closing the Gap Between Electrical and Physical Design	17
2.3.1	Layout-Aware Sizing Approaches	19
2.4	Commercial Tools	21
2.5	Conclusions	24
	References	25
3	Automatic Layout Generation	29
3.1	Design Flow Based on Automatic Generation	29
3.1.1	Sizing Task	31
3.2	Layout Generation Design Flow	32
3.3	Tool Architecture	33
3.3.1	Graphical User Interface	35
3.3.2	Technology Design Kit	37
3.3.3	Hierarchical High Level Cell Description	37
3.4	Conclusions	39
	References	39

4	Placer	41
4.1	Placer Architecture	41
4.2	Template	42
4.3	Template-Based Generation Procedure	43
4.3.1	Instantiation	45
4.3.2	Pre-Processing	45
4.3.3	Post-Processing	50
4.4	Conclusions	53
	References	54
5	Router	55
5.1	Router Architecture	55
5.2	Template	57
5.3	Optimization-Based Generation Procedure	60
5.3.1	Multiple Contacts	60
5.3.2	Evolutionary Algorithm	61
5.3.3	Optimization Phases	69
5.4	Internal Evaluation Procedure	71
5.4.1	Short Circuit Checker	71
5.4.2	Design Rule Checker	72
5.4.3	Electrical Rule Checker	73
5.5	Conclusions	74
	References	75
6	Results	77
6.1	Case Study I: Fully-Dynamic Comparator	77
6.1.1	Template	79
6.1.2	Layout Generation	79
6.1.3	Validation	83
6.2	Case Study II: Single-Ended Folded Cascode Amplifier	85
6.2.1	Template Hierarchy	85
6.2.2	Layout Generation	86
6.2.3	Retargeting for Different Sizes	87
6.2.4	Retargeting for Different Technology	91
6.3	Conclusions	92
	References	92
7	Conclusions and Future Work	95
7.1	Conclusions	95
7.2	Future Work	96
	References	98