

Table of Contents

Keynotes (Abstracts)

High-Performance Energy-Efficient Reconfigurable Accelerators/Co-processors for Tera-Scale Multi-core Microprocessors . . .	1
<i>Ram Krishnamurthy</i>	
Process Variability and Degradation: New Frontier for Reconfigurable	2
<i>Peter Y.K. Cheung</i>	
Towards Analytical Methods for FPGA Architecture Investigation	3
<i>Steven J.E. Wilton</i>	

Session 1: Architectures 1

Generic Systolic Array for Run-Time Scalable Cores	4
<i>Andrés Otero, Yana E. Krasteva, Eduardo de la Torre, and Teresa Riesgo</i>	
Virtualization within a Parallel Array of Homogeneous Processing Units	17
<i>Marc Stöttinger, Alexander Biedermann, and Sorin Alexander Huss</i>	
Feasibility Study of a Self-healing Hardware Platform	29
<i>Michael Reibel Boesen, Pascal Schleuniger, and Jan Madsen</i>	

Session 2: Applications 1

Application-Specific Signatures for Transactional Memory in Soft Processors	42
<i>Martin Labrecque, Mark Jeffrey, and J. Gregory Steffan</i>	
Towards Rapid Dynamic Partial Reconfiguration in Video-Based Driver Assistance Systems	55
<i>Christopher Claus, Rehan Ahmed, Florian Altenried, and Walter Stechele</i>	
Parametric Encryption Hardware Design	68
<i>Adrien Le Masle, Wayne Luk, Jared Eldredge, and Kris Carver</i>	
A Reconfigurable Implementation of the Tate Pairing Computation over $GF(2^m)$	80
<i>Weibo Pan and William Marnane</i>	

Session 3: Architectures 2

Application Specific FPGA Using Heterogeneous Logic Blocks	92
<i>Husain Parvez, Zied Marrakchi, and Habib Mehrez</i>	
Reconfigurable Communication Networks in a Parametric SIMD Parallel System on Chip	110
<i>Mouna Baklouti, Philippe Marquet, Jean Luc Dekeyser, and Mohamed Abid</i>	
A Dedicated Reconfigurable Architecture for Finite State Machines	122
<i>Johann Glaser, Markus Damm, Jan Haase, and Christoph Grimm</i>	
MEMS Dynamic Optically Reconfigurable Gate Array Usable under a Space Radiation Environment	134
<i>Daisaku Seto and Minoru Watanabe</i>	

Session 4: Applications 2

An FPGA Accelerator for Hash Tree Generation in the Merkle Signature Scheme	145
<i>Abdulhadi Shoufan</i>	
A Fused Hybrid Floating-Point and Fixed-Point Dot-Product for FPGAs	157
<i>Antonio Roldao Lopes and George A. Constantinides</i>	
Optimising Memory Bandwidth Use for Matrix-Vector Multiplication in Iterative Methods	169
<i>David Boland and George A. Constantinides</i>	
Design of a Financial Application Driven Multivariate Gaussian Random Number Generator for an FPGA	182
<i>Chalermpol Saiprasert, Christos-Savvas Bouganis, and George A. Constantinides</i>	

Session 5: Design Tools 1

3D Compaction: A Novel Blocking-Aware Algorithm for Online Hardware Task Scheduling and Placement on 2D Partially Reconfigurable Devices	194
<i>Thomas Marconi, Yi Lu, Koen Bertels, and Georgi Gaydadjiev</i>	
TROUTE: A Reconfigurability-Aware FPGA Router	207
<i>Karel Bruneel and Dirk Stroobandt</i>	
Space and Time Sharing of Reconfigurable Hardware for Accelerated Parallel Processing	219
<i>Esam El-Araby, Vikram K. Narayana, and Tarek El-Ghazawi</i>	

Routing-Aware Application Mapping Considering Steiner Points for Coarse-Grained Reconfigurable Architecture	231
<i>Ganghee Lee, Seokhyun Lee, Kiyoung Choi, and Nikil Dutt</i>	

Session 6: Design Tools 2

Design Automation for Reconfigurable Interconnection Networks	244
<i>Hongbing Fan, Yu-Liang Wu, and Chak-Chung Cheung</i>	
A Framework for Enabling Fault Tolerance in Reconfigurable Architectures	257
<i>Kostas Siozios, Dimitrios Soudris, and Dionisios Pnevmatikatos</i>	
QUAD – A Memory Access Pattern Analyser	269
<i>S. Arash Ostadzadeh, Roel J. Meeuws, Carlo Galuzzi, and Koen Bertels</i>	
Hierarchical Loop Partitioning for Rapid Generation of Runtime Configurations	282
<i>Siew-Kei Lam, Yun Deng, Jian Hu, Xilong Zhou, and Thambipillai Srikanthan</i>	

Session 7: Applications 3

Reconfigurable Computing and Task Scheduling for Active Storage Service Processing	294
<i>Yu Zhang and Dan Feng</i>	
A Reconfigurable Disparity Engine for Stereovision in Advanced Driver Assistance Systems	306
<i>Mehdi Darouich, Stephane Guyétant, and Dominique Lavenier</i>	
A Modified Merging Approach for Datapath Configuration Time Reduction	318
<i>Mahmood Fazlali, Ali Zakerolhosseini, and Georgi Gaydadjiev</i>	

Posters

Reconfigurable Computing Education in Computer Science	329
<i>Abdulahdi Shoufan and Sorin Alexander Huss</i>	
Hardware Implementation of the Orbital Function for Quantum Chemistry Calculations	337
<i>Maciej Wielgosz, Ernest Jamro, Pawel Russek, and Kazimierz Wiatr</i>	
Reconfigurable Polyphase Filter Bank Architecture for Spectrum Sensing	343
<i>Suhaib A. Fahmy and Linda Doyle</i>	

Systolic Algorithm Mapping for Coarse Grained Reconfigurable Array Architectures	351
<i>Kunjan Patel and C.J. Bleakley</i>	
A GMM-Based Speaker Identification System on FPGA	358
<i>Phak Len Eh Kan, Tim Allen, and Steven F. Quigley</i>	
An FPGA-Based Real-Time Event Sampler	364
<i>Niels Penneman, Luc Perneel, Martin Timmerman, and Bjorn De Sutter</i>	
A Performance Evaluation of CUBE: One-Dimensional 512 FPGA Cluster	372
<i>Masato Yoshimi, Yuri Nishikawa, Mitsunori Miki, Tomoyuki Hiroyasu, Hideharu Amano, and Oskar Mencer</i>	
An Analysis of Delay Based PUF Implementations on FPGA	382
<i>Sergey Morozov, Abhramil Maiti, and Patrick Schaumont</i>	
Comparison of Bit Serial Computation with Bit Parallel Computation for Reconfigurable Processor	388
<i>Kazuja Tanigawa, Ken'ichi Umeda, and Tetsuo Hironaka</i>	
FPGA Implementation of QR Decomposition Using MGS Algorithm ...	394
<i>Akkarat Boonpoonga, Sompop Janyavilas, Phaophak Sirisuk, and Monai Krairiksh</i>	
Memory-Centric Communication Architecture for Reconfigurable Computing	400
<i>Kyungwook Chang and Kiyoungh Choi</i>	
Integrated Design Environment for Reconfigurable HPC	406
<i>Lilian Janin, Shoujie Li, and Doug Edwards</i>	
Architecture-Aware Custom Instruction Generation for Reconfigurable Processors	414
<i>Alok Prakash, Siew-Kei Lam, Amit Kumar Singh, and Thambipillai Srikanthan</i>	
Cost and Performance Evaluation of a Noise Filter for Partitioning in Co-design Methodologies	420
<i>Victoria Rodellar, Elvira Martínez de Icaya, Francisco Díaz, and Virginia Peinado</i>	
Towards a Tighter Integration of Generated and Custom-Made Hardware	426
<i>Harald Devos, Wim Meeus, and Dirk Stroobandt</i>	
Pipelined Microprocessors Optimization and Debugging	435
<i>Bijan Alizadeh, Amir Masoud Gharehbaghi, and Masahiro Fujita</i>	
Author Index	445