

Table of Contents

Applications

Heterogeneous Reconfigurable System for Adaptive Particle Filters in Real-Time Applications	1
<i>Thomas C.P. Chau, Xinyu Niu, Alison Eele, Wayne Luk, Peter Y.K. Cheung, and Jan Maciejowski</i>	
Hardware Acceleration of Genetic Sequence Alignment	13
<i>J. Arram, K.H. Tsoi, Wayne Luk, and P. Jiang</i>	
An FPGA Acceleration for the Kd-tree Search in Photon Mapping	25
<i>Takuya Kuhara, Takaaki Miyajima, Masato Yoshimi, and Hideharu Amano</i>	
SEU Resilience of DES, AES and Twofish in SRAM-Based FPGA	37
<i>Uli Kretzschmar, Armando Astarloa, and Jesús Lázaro</i>	
A Fast Poisson Solver for Hybrid Reconfigurable System	47
<i>Vitor Gomes, Haroldo Campos Velho, and Andrea Charão</i>	
An Architecture for IPv6 Lookup Using Parallel Index Generation Units	59
<i>Hiroki Nakahara, Tsutomu Sasao, and Munehiro Matsuura</i>	
Hardware Index to Set Partition Converter	72
<i>Jon T. Butler and Tsutomu Sasao</i>	
Teaching SoC Using Video Games to Improve Student Engagement	84
<i>Christopher J. Martinez</i>	

Arithmetic

Parameterized Design and Evaluation of Bandwidth Compressor for Floating-Point Data Streams in FPGA-Based Custom Computing	90
<i>Tomohiro Ueno, Yoshiaki Kono, Kentaro Sano, and Satoru Yamamoto</i>	
Hardware Acceleration of Matrix Multiplication over Small Prime Finite Fields	103
<i>Shane T. Fleming and David B. Thomas</i>	
Flexible Design of a Modular Simultaneous Exponentiation Core for Embedded Platforms	115
<i>Geoffrey Ottoy, Bart Preneel, Jean-Pierre Goemaere, and Lieven De Strycker</i>	

Design Optimization for FPGAs

Architecture for Transparent Binary Acceleration of Loops with Memory Accesses	122
<i>Nuno Paulino, João Canas Ferreira, and João M.P. Cardoso</i>	
Parametric Optimization of Reconfigurable Designs Using Machine Learning	134
<i>Maciej Kurek, Tobias Becker, and Wayne Luk</i>	
Performance Modeling of Pipelined Linear Algebra Architectures on FPGAs	146
<i>Sam Skalicky, Sonia López, Marcin Lukowiak, James Letendre, and Matthew Ryan</i>	

Architectures

Fast Template-Based Heterogeneous MPSoC Synthesis on FPGA	154
<i>Youenn Corre, Jean-Philippe Diguët, Loïc Lagadec, Dominique Heller, and Dominique Blouin</i>	
Configurable Fault-Tolerance for a Configurable VLIW Processor	167
<i>Fakhar Anjam and Stephan Wong</i>	
Hierarchical and Multiple Switching NoC with Floorplan Based Adaptability	179
<i>Debora Matos, Cezar Reinbrecht, Marcio Kreutz, Gianluca Palermo, Luigi Carro, and Altamiro Susin</i>	

Place and Routing

HTR: On-Chip Hardware Task Relocation for Partially Reconfigurable FPGAs	185
<i>Aurelio Morales-Villanueva and Ann Gordon-Ross</i>	
Performance Analysis and Optimization of High Density Tree-Based 3D Multilevel FPGA	197
<i>Vinod Pangracious, Zied Marrakchi, Emna Amouri, and Habib Mehrez</i>	
Iterative Routing Algorithm of Inter-FPGA Signals for Multi-FPGA Prototyping Platform	210
<i>Mariem Turki, Zied Marrakchi, Habib Mehrez, and Mohamed Abid</i>	

Extended Abstracts (Posters)

Dependability-Increasing Method of Processors under a Space Radiation Environment	218
<i>Yuya Shirahashi and Minoru Watanabe</i>	

Ant Colony Optimization for Application Mapping in Coarse-Grained Reconfigurable Array	219
<i>Li Zhou, Dongpei Liu, Botao Zhang, and Hengzhu Liu</i>	
C-Based Adaptive Stream Processing on Dynamically Reconfigurable Hardware: A Case Study on Window Join	220
<i>Eric Shun Fukuda, Hideyuki Kawashima, Hiroaki Inoue, Taro Fujii, Koichiro Furuta, Tetsuya Asai, and Masato Motomura</i>	
Automatic Design Flow for Creating a Custom Multi-FPGA Board Netlist	221
<i>Qingshan Tang, Matthieu Tuna, Zied Marrakchi, and Habib Mehrez</i>	
Pipeline Optimization for Loops on Reconfigurable Platform	222
<i>Qi Guo, Chao Wang, Xuehai Zhou, and Xi Li</i>	
FPGA-Based Adaptive Data Acquisition Scheduler-on-Chip (SchoC) for Heterogeneous Signals	223
<i>Mohammed Abdallah</i>	
High Level FPGA Modeling of an JPEG Encoder	224
<i>Gabriel Nunez, Evan Tsai, Airs Lin, Aleksander Milshteyn, G. Herman, Helen Boussallis, and Charles Liu</i>	
Empirical Evaluation of Fixed-Point Arithmetic for Deep Belief Networks	225
<i>Jingfei Jiang, Rongdong Hu, Mikel Luján, and Yong Dou</i>	
Special Session: Research Projects in Reconfigurable and Embedded Computing (Extended Abstracts)	
Deriving Resource Efficient Designs Using the REFLECT Aspect-Oriented Approach	226
<i>José G.F. Coutinho, João M.P. Cardoso, Tiago Carvalho, Ricardo Nobre, Sujit Bhattacharya, Pedro C. Diniz, Liam Fitzpatrick, and Razvan Nane</i>	
Embedded Reconfigurable Architectures	229
<i>Stephan Wong</i>	
Algorithm Design Methodology for Embedded Architectures	231
<i>Kiran Kumar Matam and Viktor K. Prasanna</i>	
Efficient Hardware Based Security Algorithm Implementation for WSN Medical Applications: The ARMOR Perspective	233
<i>Christos Antonopoulos, George Krikis, and Nikolaos Voros</i>	

Coarse Grained Parallelism Optimization for Multicore Architectures:
The ALMA Project Approach 235
 George Goulas, Christos Gogos, Christos Valouris,
 Panayiotis Alefragis, and Nikolaos Voros

Author Index 237