

Table of Contents

Physical Design Issues in 3-D Integrated Technologies	1
<i>Vasilis F. Pavlidis and Eby G. Friedman</i>	
Universal Methodology to Handle Differential Pairs during Pin Assignment	22
<i>Tilo Meister, Jens Lienig, and Gisbert Thomke</i>	
Analysis and Design of Charge Pumps for Telecommunication Applications	43
<i>Vassilis Kalenteridis, Konstantinos Papathanasiou, and Stylianos Siskos</i>	
Comparison of Two Autonomous AC-DC Converters for Piezoelectric Energy Scavenging Systems	61
<i>Enrico Dallago, Daniele Miatton, Giuseppe Venchi, Valeria Bottarel, Giovanni Frattini, Giulio Ricotti, and Monica Schipani</i>	
Trapping Biological Species in a Lab-on-Chip Microsystem: Micro Inductor Optimization Design and SU8 Process	81
<i>Christophe Escriba, Rémy Fulcrand, Philippe Artillan, David Jugieu, Aurélien Bancaud, Ali Boukabache, Anne-Marie Gue, and Jean-Yves Fourniols</i>	
Fine-Grain Reconfigurable Logic Cells Based on Double-Gate MOSFETs	97
<i>Ian O'Connor, Ilham Hassouné, and David Navarro</i>	
Timed Coloured Petri Nets for Performance Evaluation of DSP Applications: The 3GPP LTE Case Study	114
<i>Laura Frigerio, Kellie Marks, and Argy Krikeli</i>	
Real-Time Biologically-Inspired Image Exposure Correction	133
<i>Vassilios Vonikakis, Chryssanthi Iakovidou, and Ioannis Andreadis</i>	
A Lifting-Based Discrete Wavelet Transform and Discrete Wavelet Packet Processor with Support for Higher Order Wavelet Filters	154
<i>Andre Guntoro and Manfred Glesner</i>	
On the Comparison of Different Number Systems in the Implementation of Complex FIR Filters	174
<i>Gian Carlo Cardarilli, Alberto Nannarelli, and Marco Re</i>	
Time Efficient Dual-Field Unit for Cryptography-Related Processing ...	191
<i>Alessandro Cilardo and Nicola Mazzocca</i>	

A Temperature-Aware Placement and Routing Algorithm Targeting 3D FPGAs	211
<i>Kostas Siozios and Dimitrios Soudris</i>	
A Reconfigurable Network-on-Chip Architecture for Optimal Multi-Processor SoC Communication	232
<i>Vincenzo Rana, David Atienza, Marco Domenico Santambrogio, Donatella Sciuto, and Giovanni De Micheli</i>	
Fast Instruction Memory Hierarchy Power Exploration for Embedded Systems	251
<i>Nikolaos Kroupis and Dimitrios Soudris</i>	
Timing Error Detection and Correction by Time Dilation	271
<i>Andreas Floros, Yiorgos Tsiatouhas, and Xrysovalantis Kavousianos</i>	
Author Index	287