## **Contents**

1	The	Representation of Numbers in Computing Systems	l
	1.1	Information Classification	1
	1.2	The Representation of Fixed Point Numbers	2
		1.2.1 The Representation of Fixed Point Binary Numbers	2
		1.2.2 The Representation of Fixed Point Decimal Numbers	11
	1.3	The Representation of Floating Point Numbers	13
2	Fun	ctional Analysis and Synthesis of Binary and Decimal Adding	
	and	Subtracting Devices	21
	2.1	Serial Adders	21
	2.2	Parallel Adders and Subtracters	25
		2.2.1 Binary Adders Based on Serial Carry Propagation	25
		2.2.2 Decimal Adders Based on Serial Carry Propagation	31
		2.2.3 Subtracters Based on Serial Carry/Borrow Propagation	35
		<b>√</b>	38
		2.2.5 Carry-Skip Adder	45
			49
			53
		•	57
		2.2.9 Binary Adders with Parity Control	58
3	Fun	ctional Analysis and Synthesis of Binary Multiplication Devices .	67
	3.1	Binary Multiplication Methods	67
	3.2	Sequential Sign-Magnitude Binary Multiplier	70
	3.3	Sequential Two's Complement Binary Multiplier Based on	
		Robertson's Procedure	78
	3.4	Sequential Two's Complement Binary Multiplier Based on	
		Booth's Procedures	83
	3.5	Binary Multiplication Process Speedup by Increasing Radix Value	99
	3.6	Binary Multiplication Speedup Using a Single Carry-Save Adder 1	04
	3.7	Binary Multiplication Speedup Based on Radix 4 and a Carry-Save	
		Adder	08

vi Contents

	3.8	About "Parallelizing" of the Sequential Devices for Binary  Multiplication	10
	3.9	Combinational Array Structures for Binary Multiplication	
		Combinational Tree Structures for Binary Multiplication	
		Other Binary Multiplication Methods	
		· · · · · · · · · · · · · · · · · · ·	
4		ctional Analysis and Synthesis of Binary Division Devices 14	
	4.1	Binary Division Methods	
		4.1.1 Restoring Division	
		4.1.2 Non-restoring Division	
	4.2	Sequential Binary Divider for Unsigned Integers	
	4.3	Combinational Array Structures for Binary Division 15	54
		4.3.1 Combinational Array Structure Based on Non-restoring	
		Division	54
		4.3.2 Combinational Array Structure Based on Restoring	
		Division	60
	4.4	SRT Procedures for Binary Division	63
		4.4.1 Radix 2 SRT Procedure	
		4.4.2 Radix 4 SRT Procedure	73
	4.5	Binary Division Based on Fast Convergence	85
		4.5.1 The Newton-Raphson Method	
		4.5.2 Goldschmidt's Method	
5	Func	ctional Analysis and Synthesis of Floating Point Arithmetic	
	Devi	ices	95
	5.1	Characteristics of the Floating Point Operation	95
		5.1.1 Classification of Data Processing Units	95
		5.1.2 Problems Regarding Floating Point Operations	
	5.2		08
	_	5.2.1 Floating Point Addition and Subtraction Without Rounding 2	08
		5.2.2 Floating Point Addition and Subtraction with Rounding 2	
		5.2.3 Speeding Up the Floating Point Addition/Subtraction	
		Process	20
	5.3	Floating Point Multiplication and Division	
App	endi	x A Hardware Description Elements	47
App	endi	x B Control Units Synthesis Elements	51
Ref	erenc	ces `	65