

Contents

Acknowledgment	
Statutory Declaration in Lieu of an Oath	i
Abstract	ii
Zusammenfassung	iii
List of Figures	vii
List of Tables	xiv
Acronyms	xvi
1 Introduction	1
1.1 Motivation	1
1.2 Current State of the Art	2
1.3 Scope of this Work and Thesis Outline	4
1.4 Quantum Computing Tutorial	7
2 Trapped Ion Quantum Computing	13
2.1 Energy Levels of Trapped Ions	14
2.2 Quantum-Processor Unit	16
2.3 Manipulating the Qubit State	17
2.4 Error Sources in Quantum Computer	18
2.4.1 Gate Fidelity	19
2.4.2 State Preparation and Measurement Error	19
2.5 Co-Integration Solutions for Ion Trap and Microwave Generator	19
2.5.1 Single PCB Solution	19
2.5.2 Mother and Child Board Concept	21
3 Circuit Design Theory	27
3.1 Power Amplifier	27
3.1.1 Gain Compression, Saturated Output Power and Efficiency	27
3.1.2 Power Amplifier Classes	29
3.2 Frequency Multiplier	33
3.3 Technology	34
3.3.1 HBT Transistor	35
3.3.2 Metal Stack and Further Technology Devices	36

Contents

4	Cryogenic Investigations	41
4.1	Cryogenic Measurement Setup	41
4.2	Cryogenic Effects on Technology Devices	43
4.2.1	Metal and Polysilicon Resistors	43
4.2.2	Inductors	45
4.2.3	MIM Capacitors	45
4.2.4	Metal Capacitors	46
4.2.5	Hetero Junction Bipolar Transistors	47
4.2.6	Field-Effect Transistors	49
4.2.7	Conclusion	50
4.3	Cryogenic Simulation with PDK Limitation	50
5	System Concept	59
5.1	Integrated Circuit Requirements for $^9\text{Be}^+$ Qubits	59
5.1.1	Spectral Mask Definition	63
5.2	Integrated Circuit Requirements for $^{171}\text{Yb}^+$ Qubits	63
5.3	Frequency Multiplier based System Concept	66
5.3.1	System Overview $^9\text{Be}^+$	66
5.3.2	System Overview $^{171}\text{Yb}^+$	68
5.3.3	System Assessment	69
5.4	Frequency Mixer based System Concept	76
5.4.1	System Overview	76
5.4.2	System Assessment	80
6	Building Blocks	89
6.1	Carrier Generation	89
6.1.1	Digital Logic	90
6.1.2	Current Steering DAC	91
6.1.3	Active Biquadratic Filter	91
6.2	Envelope Generation	92
6.2.1	Digital Logic and Memory	92
6.2.2	8-bit DAC Core	93
6.2.3	Analog Post-Processing	93
6.3	Frequency Multiplier	95
6.3.1	Circuit Design	95
6.3.2	Measurement Results	98
6.4	Output Stage $^9\text{Be}^+$	104
6.4.1	Circuit Design	104
6.4.2	Measurement Results	108
6.5	Output Stage $^{171}\text{Yb}^+$	112
6.5.1	Circuit Design	112
6.5.2	Measurement Results	114
6.6	Reference Generation	117
6.6.1	Circuit Design	118
6.6.2	Measurement Results	119

Contents

7	System Integration	125
7.1	Frequency Multiplier based System for $^9\text{Be}^+$ Qubits	125
7.1.1	Layout and Supply Considerations	126
7.1.2	Measurement Setup	127
7.1.3	Measurement Results	132
7.2	Frequency Mixing based System for $^9\text{Be}^+$ Qubits	138
7.2.1	Overview of the Difference between SoC Version 1 and SoC Version 2 .	138
7.2.2	Measurement Setup	141
7.2.3	Measurement Results	145
8	Application Demonstration and Validation	149
8.1	Measurement Setup	150
8.2	Rabi Oscillation Measurement	154
8.3	Spectral Compatibility Measurement	157
8.4	Qubit Gate Fidelity Measurement	160
8.5	Comparison with the State of the Art	161
9	Conclusion and Outlook	167
A	Publication List	169
B	Analysis Related	171
B.1	Analytical Calculation of Mixer Intermodulation Product Power	171
B.2	Frequency Compositions Sweeps	172
C	Transition Frequencies A, C, D, E, F	179
D	Measurement Setup and Hardware Related	181
D.1	TPT HB5 Bondwire Settings	181
D.2	Interconnection Matrix	182
D.3	Baseline RT Microwave Generator Setup	183
D.4	Part of the Optical Setup for State Preparation and Readout	184
D.5	Co-integration with the Common PCB solution	185
D.6	PCB based System for $^{171}\text{Yb}^+$ Qubits	186