

Contents

Abstract	ii
Kurzfassung	iv
Erklärung	viii
Acknowledgements	ix
List of Figures	xiv
List of Tables	xv
List of Abbreviations	xx
1 Introduction	1
1.1 Advanced Sensory Integration and AI Technology in Industry 4.0	1
1.2 Challenges in Sensor Signal Interface Systems for Advanced CMOS Nodes	2
1.3 Self-X Sensor Signal Interface Systems	5
1.4 Neuromorphic Sensor Signal Interface Systems	7
1.5 The Goals of the Thesis	9
1.5.1 Development of a Robust and Technology-Agnostic Signal Inter- face System	9
1.5.2 Adaptation of Natural Neural Coding Principles	10
1.5.3 Methodology	10
1.6 Thesis Structure	10
1.6.1 Chapter 1: Introduction	11
1.6.2 Chapter 2: State of the Art	11
1.6.3 Chapter 3: Biological Foundations of Neuromorphic Spiking System	11
1.6.4 Chapter 4: Neuromorphic Spiking Sensory System	11
1.6.5 Chapter 5: Integration of Neuromorphic System Components . . .	12
1.6.6 Chapter 6: Neuromorphic Chip Characterization and Application .	12

1.6.7	Chapter 7: Conclusions	12
2	State of the Art	13
2.1	Techniques for Tackling Sensor Signal Interface Challenges	14
2.1.1	Layout Matching for Process Variations	14
2.1.2	Design Automation for Circuit Optimization	14
2.1.3	Trimming Techniques for Post-Production Adjustments	14
2.1.4	Dynamic Calibration and Compensation	15
2.1.5	Evolvable Hardware and Self- capabilities	15
2.1.6	On-Chip Measurement and Built-In Self-Test (BIST)	15
2.2	Evolvable Hardware for Addressing Sensor Interface Challenges	15
2.2.1	Introduction to Evolvable Hardware (EHW)	15
2.2.2	Analog Evolvable Hardware	16
2.2.3	Advancements in Field Programmable Transistor Arrays (FPTAs)	16
2.2.4	Applications of Evolvable Hardware in Space and Autonomous Systems	17
2.2.5	Challenges and Limitations of EHW	17
2.2.6	Hybrid Granularity Approaches	17
2.2.7	Evolutionary Algorithms and Optimization Techniques	18
2.2.8	Built-in Self-Test (BIST) for In-Field Optimization	18
2.2.9	Universal Sensor Interface Systems	18
2.2.10	Future Directions, Open Challenges, and Conclusion	19
2.3	Conventional Design for Scaling Challenges	19
2.3.1	Flash ADC Techniques	20
2.3.2	Stochastic ADCs	21
2.3.3	Synthesizable ADC Architectures	22
2.3.4	Delta-Sigma and Hybrid ADC Architectures	23
2.4	Neuromorphic Design for Scaling Challenges	27
2.4.1	Hopfield Network-Based ADCs	27
2.4.2	Neural Network-Based ADCs	30
2.4.3	Spiking Neuron ADCs	33
2.4.4	Memristive Neural ADCs	36

2.5	Summary	40
3	Biological Foundations of Neuromorphic Spiking System	44
3.1	Insights Drawn from Biological Sensory Systems	44
3.2	Biological Neuron Model	45
3.3	Synapse	46
3.4	Sensor-to-Spike Concepts	48
4	Neuromorphic Spiking Sensory System	51
4.1	Neuron model	53
4.2	Synapse	55
4.3	Adaptive Sensor Signal-to-Spike Converter (ASSC)	56
4.4	Self-Adaptive Spike-to-Digital Converter (SA-SDC)	59
5	Integration of Neuromorphic System Components	71
5.1	Chip Design and Demonstration Board	71
5.2	Implementation and Architecture	75
6	Neuromorphic Chip Characterization and Application	77
6.1	Characteristics of ASSC on Chip	77
6.2	Characteristics of SA-SDC on Chip	78
6.3	Characteristics of a Neuromorphic Sensory System on Chip	86
6.4	Neuromorphic System in Real-World Application	92
7	Conclusions	103
7.1	Development of a Robust and Technology-Agnostic Signal Interface System	103
7.2	Adaptation of Natural Neural Coding Principles	104
7.3	Implementation of Self-X Capabilities	106
7.4	Enhancement of Power Efficiency	108
7.5	Future Work	109
	Bibliography	126
A		A-1

B	B-1
B.1 Architectures for Sound Localization	B-3
B.1.1 Jeffress model	B-4
B.1.2 Jeffress-One-Side Modell	B-4
B.1.3 Kammara’s model	B-5
B.1.4 Hybrid Model	B-5
B.1.5 Thesis Model	B-7
B.2 Quantitative Comparison of the Jeffress, Hybrid, and Thesis Models . . .	B-8
B.2.1 Hardware Requirements for 4-bit Resolution	B-9
B.2.2 Comparative Advantages and Efficiency of the Thesis Model . . .	B-11
B.2.3 Resource Composition per Processing Stage	B-12
B.2.4 Summary and Practical Implications	B-12
B.3 Scalability of the ACD Chain for Extended Temporal Resolution in SA- SRC Architecture	B-13
B.3.1 Extension of the Design to a 6-bit	B-13
 C Curriculum Vitae	 B-1