

Contents

- 1 Introduction1**
 - References3
- 2 Logic Devices.....5**
 - 2.1 Introduction5
 - 2.1.1 CMOS Power Dissipation Components5
 - 2.2 Requirements of Future Logic Devices8
 - 2.2.1 CMOS Technology Downscaling9
 - 2.2.2 Advanced Device Structures and New Materials12
 - 2.2.2.1 Enhanced Mobility Devices12
 - 2.2.2.2 High- κ Metal Gate Devices13
 - 2.2.2.3 New Device Structures13
 - 2.2.2.3.a Summary17
 - 2.3 Nanodevices Characterizations18
 - 2.3.1 Experimental Results for Embedded DRAM Array Devices19
 - 2.3.1.1 80 nm Planar DRAM Array Devices Extraction19
 - 2.3.1.2 70 nm WoB Array Devices Extraction21
 - 2.3.2 Conclusion21
 - References24
- 3 Memory Devices.....29**
 - 3.1 Volatile Memories31
 - 3.1.1 SRAM31
 - 3.1.2 DRAM35
 - 3.1.2.1 DRAM Cell35
 - 3.1.2.1.a Capacitor Design37
 - 3.1.2.1.b Leakage Components38
 - 3.1.2.1.c Retention Time41
 - 3.1.2.1.d Speed42
 - 3.1.2.1.e Optimization43
 - 3.1.2.2 Access Transistor Evolution43
 - 3.1.2.3 Floating Body Cell45
 - 3.1.2.3.a Zero-Capacitor RAM (Z-RAM)46
 - 3.1.2.3.b Twin-Transistor RAM (TTRAM)52
 - 3.1.2.4 Summary52
 - 3.2 Nonvolatile Memories54
 - 3.2.1 Flash Memories55
 - 3.2.1.1 Floating-Gate Devices56

3.2.1.2	Programming and Erase Mechanisms	59
3.2.1.2.a	Channel Hot Electron (CHE) Injection...	59
3.2.1.2.b	Fowler and Nordheim (FN) Tunneling...	62
3.2.1.2.c	Substrate Hot Electron (SHE) Injection	65
3.2.1.2.d	Channel Initiated Secondary Electron (CHISEL) Injection.....	67
3.2.1.2.e	Ultraviolet Light (UV-Light) Erasure.....	67
3.2.1.3	Historical Developments of Floating-Gate Memories	69
3.2.1.4	NOR and NAND Types Flash Memories.....	71
3.2.1.5	Floating-Gate Array Reliability Issues	74
3.2.1.5.a	Tunnel Oxide Reliability	75
3.2.1.5.b	Oxide Charge Trapping and Detrapping.....	75
3.2.1.5.c	Stress-Induced Leakage Current (SILC)	75
3.2.1.5.d	Oxide Breakdown.....	76
3.2.1.5.e	Band-to-Band Tunneling	77
3.2.1.5.f	Endurance	78
3.2.1.5.g	Retention	79
3.2.1.5.h	Erase Distributions and Compaction	80
3.2.1.5.i	Disturbs	83
3.2.1.6	Some of Application Specific Flash Memories	86
3.2.1.6.a	AND-Type Flash Memory.....	87
3.2.1.6.b	Divided Bit-Line NOR (DINOR) Flash Memory.....	88
3.2.1.6.c	P-Channel Flash Memory	89
3.2.1.7	Floating-Gate Flash Scaling and Reliability Limits	92
3.2.1.8	Charge-Trapping Flash Memories.....	96
3.2.1.8.a	Programming Mechanisms in Charge Trapping Memories.....	99
3.2.1.8.b	Different Types of Charge-Trapping Memory Devices	99
3.2.1.9	NROM TM Charge Trapping Memories	101
3.2.1.10	Nanocrystal Memory	107
3.2.1.11	Crested Tunnel Barrier Flash Memories	109
3.2.1.12	Ultra High Density Flash Memories.....	110
3.2.1.12.a	Innovative Flash Cell Structures	111
3.2.1.12.a.i	Recessed Channel Array Transistor (RCAT) Cell	112
3.2.1.12.a.ii	FinFET Cell.....	113
3.2.1.12.a.iii	Lambda (or Saddle) Cell.....	114
3.2.1.12.a.iv	Vertical Silicon Nanowire (SiNW) Cell.....	115

3.2.1.12.a.v	Junction-Free BE-SONOS NAND Cell.....	118
3.2.1.12.b	Three Dimensional (3D) Flash Memories	119
3.2.1.12.b.i	3D Stacked NAND Strings.....	120
3.2.1.12.b.ii	Bit-Cost Scalable (BiCS) Flash Memory.....	120
3.2.1.12.b.iii	Pipe-Shaped BiCS (P-BiCS) Flash Memory.....	124
3.2.1.12.b.iv	Terabit Cell Array Transistor (TCAT) Flash Memory	127
3.2.1.12.b.v	Vertical Recess Array Transistor (VRAT) Flash Memory.....	128
3.2.1.12.b.vi	Vertical Gate NAND (VG-NAND) Flash Memory	130
3.2.1.12.b.vii	3D NAND Using Single-Crystal Nanowire Transistors	131
3.2.1.12.c	Multiple Bits per Cell.....	132
3.2.1.12.c.i	Cell to Cell Interference.....	133
3.2.1.12.c.ii	Innovative Programming Schemes for MLC Flash Memories.....	135
3.2.1.12.c.iii	Sensing and Reliability Issues of MLC Flash Memories	136
3.2.1.13	Summary	139
3.3	Summary	140
	References	141
4	Radio Frequency Devices.....	159
4.1	Introduction	159
4.2	Brief Overview of the SiGe-HBTs Contributions	159
4.2.1	Self-aligned Lateral SiGe-HBTs (SiGe-SLHBTs) [2]	159
4.2.2	Collector-Up SiGe-HBT [3].....	160
4.2.3	SiGe-HBT f_T -Doubblers [4]-[5]	160
4.3	Brief Overview of the QMIT Contributions [8]-[19]	162
4.3.1	QMIT Fabrication Process [19]	163
4.3.2	QMIT RF Performance [18].....	166
4.3.2.1	Different Integration Technologies	166
4.3.2.2	Interconnects Simulation Results	168
	References	169
5	Future Prospect of Nanoelectronic Devices.....	171
5.1	Emerging Nanodevices for Logic and Information Technology	173
5.1.1	FET Extensions Devices	173
5.1.1.1	Nanowire Transistors (NWTs).....	174
5.1.1.2	Carbon Nanotube Devices.....	174
5.1.1.3	Graphene Nanoribbons (GNRs) Devices	176

5.1.2	Single Electron Devices (SEDs)	177
5.1.3	Molecular Devices	179
5.1.4	Ferromagnetic Logic Devices	183
5.1.5	Quantum-Dot Cellular Automata	184
5.1.6	Spin Transistors	187
5.1.6.1	Summary	198
5.2	Alternative Memories	198
5.2.1	MRAM	200
5.2.1.1	Field-Driven MRAM	201
5.2.1.1.a	Pseudospin-Valve Memory Design	201
5.2.1.1.b	MTJ Memory Design	202
5.2.1.1.c	Vertical MRAM Design	206
5.2.1.2	Toggle MRAM Design	208
5.2.1.3	Thermally Assisted MRAM	212
5.2.1.4	Spin Transfer Torque Switching	212
5.2.1.4.a	MgO-Based MTJ	215
5.2.1.4.b	Scaled STT-MRAM Cell Issues	217
5.2.1.4.c	Dual Barrier MTJ	218
5.2.1.4.d	Perpendicular STT MRAM	219
5.2.1.4.e	MTJs with Synthetic Free Layer	221
5.2.1.4.f	Ring-Based or Annular STT-MRAM	222
5.2.1.5	Racetrack Memory	222
5.2.1.6	MRAM Utilizing Domain Wall Motion	226
5.2.1.7	Summary	228
5.2.2	FeRAM	229
5.2.2.1	FeRAM Cell Architectures	231
5.2.2.1.a	Capacitor-Based FeRAM	231
5.2.2.1.b	Transistor-Type FeRAM	233
5.2.2.2	Organic FeFETs	236
5.2.2.3	Ferroelectric-Gate CNT Transistors	237
5.2.2.4	Summary	238
5.2.3	Phase Change Random Access Memory (PCRAM)	239
5.2.3.1	PCRAM Operation	240
5.2.3.2	PCRAM Scaling Prospects	241
5.2.3.2.a	Memory Margin	243
5.2.3.2.b	Programming Current Limit	244
5.2.3.2.c	Read Disturbance	244
5.2.3.2.d	Retention Time	245
5.2.3.2.e	Endurance	246
5.2.3.2.f	Speed	246
5.2.3.2.g	Proximity Disturbance	248
5.2.3.3	MLC PCRAM Technology	249
5.2.3.4	Summary	251
5.2.4	RRAM	252
5.2.4.1	Summary	256
References		258