

Stamatis Vassiliadis Mladen Bereković
Timo D. Hämmäläinen (Eds.)

Embedded Computer Systems: Architectures, Modeling, and Simulation

7th International Workshop, SAMOS 2007
Samos, Greece, July 16-19, 2007
Proceedings

Table of Contents

Keynotes

Software Is the Answer But What Is the Question?	1
<i>Willie Anderson</i>	
Integrating VLIW Processors with a Network on Chip	2
<i>Jos Huiskens</i>	

System Modeling and Simulation

Communication Architecture Simulation on the Virtual Synchronization Framework	3
<i>Taewook Oh, Youngmin Yi, and Soonhoi Ha</i>	
A Model-Driven Automatically-Retargetable Debug Tool for Embedded Systems	13
<i>Max R. de O. Schultz, Alexandre K.I. Mendonça, Felipe G. Carvalho, Olinto J.V. Furtado, and Luiz C.V. Santos</i>	
Performance Evaluation of Memory Management Configurations in Linux for an OS-Level Design Space Exploration	24
<i>Sangsoo Park and Heonshik Shin</i>	
SC2SCFL: Automated SystemC to <i>SystemC</i> ^{FL} Translation	34
<i>Ka Lok Man, Andrea Fedeli, Michele Mercaldi, Menouer Boubekeur, and Michel Schellekens</i>	

VLSI Architectures

Model and Validation of Block Cleaning Cost for Flash Memory	46
<i>Seungjae Baek, Jongmoo Choi, Donghee Lee, and Sam H. Noh</i>	
VLSI Architecture for MRF Based Stereo Matching	55
<i>Sungchan Park, Chao Chen, and Hong Jeong</i>	
Low-Power Twiddle Factor Unit for FFT Computation	65
<i>Teemu Pitkänen, Tero Partanen, and Jarmo Takala</i>	
Trade-Offs Between Voltage Scaling and Processor Shutdown for Low-Energy Embedded Multiprocessors	75
<i>Pepijn de Langen and Ben Juurlink</i>	

Scheduling & Programming Models

An Automatically-Retargetable Time-Constraint-Driven Instruction Scheduler for Post-compiling Optimization of Embedded Code 86
 José O. Carlomagno F., Luiz F.P. Santos, and Luiz C.V. dos Santos

Improving TriMedia Cache Performance by Profile Guided Code Reordering 96
 Norbert Esser, Renga Sundararajan, and Joachim Trescher

A Streaming Machine Description and Programming Model 107
 Paul Carpenter, David Rodenas, Xavier Martorell, Alex Ramirez, and Eduard Ayguadé

Multi-processor Architectures

Mapping and Performance Evaluation for Heterogeneous MP-SoCs Via Packing 117
 Bastian Ristau and Gerhard Fettweis

Strategies for Compiling μ TC to Novel Chip Multiprocessors 127
 Thomas A.M. Bernard, Chris R. Jesshope, and Peter M.W. Knijnenburg

Image Quantisation on a Massively Parallel Embedded Processor 139
 Jan Jacobs, Leroy van Engelen, Jan Kuper, and Gerard J.M. Smit

Stream Image Processing on a Dual-Core Embedded System 149
 Michael G. Benjamin and David Kaeli

Reconfigurable Architectures

MORA: A New Coarse-Grain Reconfigurable Array for High Throughput Multimedia Processing 159
 Marco Lanuzza, Stefania Perri, and Pasquale Corsonello

FPGA Design Methodology for a Wavelet-Based Scalable Video Decoder 169
 Hendrik Eeckhaut, Harald Devos, Philippe Faes, Mark Christiaens, and Dirk Stroobandt

Evaluating Large System-on-Chip on Multi-FPGA Platform 179
 Ari Kulmala, Erno Salminen, and Timo D. Härmäläinen

Design Space Exploration

Efficiency Measures for Multimedia SOCs 190
 Hartwig Jeschke

On-Chip Bus Modeling for Power and Performance Estimation	200
<i>Je-Hoon Lee, Young-Shin Cho, Seok-Man Kim, and Kyoung-Rok Cho</i>	

A Framework Introducing Model Reversibility in SoC Design Space Exploration	211
<i>Alexis Vander Biest, Alienor Richard, Dragomir Milojevic, and Frederic Robert</i>	

Towards Multi-application Workload Modeling in Sesame for System-Level Design Space Exploration	222
<i>Mark Thompson and Andy D. Pimentel</i>	

Processor Components

Resource Conflict Detection in Simulation of Function Unit Pipelines . . .	233
<i>Pekka Jääskeläinen, Vladimír Guzma, and Jarmo Takala</i>	

A Modular Coprocessor Architecture for Embedded Real-Time Image and Video Signal Processing	241
<i>Holger Flatt, Sebastian Hesselbarth, Sebastian Flügel, and Peter Pirsch</i>	

High-Bandwidth Address Generation Unit	251
<i>Humberto Calderón, Carlo Galuzzi, Georgi Gaydadjiev, and Stamatis Vassiliadis</i>	

An IP Core for Embedded Java Systems	263
<i>Sascha Uhrig, Jörg Mische, and Theo Ungerer</i>	

Embedded Processors

Parallel Memory Architecture for TTA Processor	273
<i>Jarmo K. Tanskanen, Teemu Pitkänen, Risto Mäkinen, and Jarmo Takala</i>	

A Linear Complexity Algorithm for the Generation of Multiple Input Single Output Instructions of Variable Size	283
<i>Carlo Galuzzi, Koen Bertels, and Stamatis Vassiliadis</i>	

Automated Power Gating of Registers Using CoDeL and FSM Branch Prediction	294
<i>Nainesh Agarwal and Nikitas J. Dimopoulos</i>	

A Study of Energy Saving in Customizable Processors	304
<i>Paolo Bonzini, Dilek Harmanaci, and Laura Pozzi</i>	

SoC for SDR

Trends in Low Power Handset Software Defined Radio 313
*John Glossner, Daniel Iancu, Mayan Moudgill,
Michael Schulte, and Stamatis Vassiliadis*

Design of a Low Power Pre-synchronization ASIP for Multimode SDR
Terminals 322
*Thomas Schuster, Bruno Bougard, Praveen Raghavan,
Robert Priewasser, David Novo, Liesbet Van der Perre, and
Francky Catthoor*

Area Efficient Fully Programmable Baseband Processors 333
Anders Nilsson and Dake Liu

The Next Generation Challenge for Software Defined Radio 343
*Mark Woh, Sangwon Seo, Hyunseok Lee, Yuan Lin, Scott Mahlke,
Trevor Mudge, Chaitali Chakrabarti, and Krisztian Flautner*

Design Methodology for Software Radio Systems 355
Chia-han Lee and Wayne Wolf

Power Efficient Co-simulation Framework for a Wireless Application
Using Platform Based SoC 365
Tseesuren Batsuuri, Je-Hoon Lee, and Kyoung-Rok Cho

A Comparative Study of Different FFT Architectures for Software
Defined Radio 375
Shashank Mittal, Md. Zafar Ali Khan, and M.B. Srinivas

Wireless Sensors

Design of 100 μ W Wireless Sensor Nodes on Energy Scavengers for
Biomedical Monitoring 385
*Lennart Yseboodt, Michael De Nil, Jos Huiskens, Mladen Berekovic,
Qin Zhao, Frank Bouwens, and Jef Van Meerbergen*

Tool-Aided Design and Implementation of Indoor Surveillance Wireless
Sensor Network 396
*Mauri Kuorilehto, Jukka Suhonen, Marko Hännikäinen, and
Timo D. Hämäläinen*

System Architecture Modeling of an UWB Receiver for Wireless Sensor
Network 408
Aubin Lecointre, Daniela Dragomirescu, and Robert Plana

An Embedded Platform with Duty-Cycled Radio and Processing
Subsystems for Wireless Sensor Networks 421
Zhong-Yi Jin, Curt Schurgers, and Rajesh Gupta

SensorOS: A New Operating System for Time Critical WSN Applications.....	431
<i>Mauri Kuorilehto, Timo Alho, Marko Hännikäinen, and Timo D. Härmäläinen</i>	
Review of Hardware Architectures for Advanced Encryption Standard Implementations Considering Wireless Sensor Networks.....	443
<i>Panu Härmäläinen, Marko Hännikäinen, and Timo D. Härmäläinen</i>	
k^+ Neigh: An Energy Efficient Topology Control for Wireless Sensor Networks	454
<i>Dong-Min Son and Young-Bae Ko</i>	
Author Index	465