

# Contents

Constrained Proofs: A Logic for Dealing with Behavioural Constraints in Formal Hardware Verification <i>Michael Mendler</i> .....	1
Hardware Synthesis in Constructive Type Theory <i>Dany Suk</i> .....	29
An Algebraic Framework for Data Abstraction in Hardware Description <i>Zheng Zhu and Steven D. Johnson</i> .....	50
Generic Specification of Digital Hardware <i>Jeffrey J. Joyce</i> .....	68
Sampling and Proof: A Half-case Study ( <i>Invited evening lecture</i> ) <i>John Hughes</i> .....	92
High Level Test Generation via Process Composition <i>Venkatesh Akella and Ganesh Gopalakrishnan</i> .....	99
Towards Truly Delay-insensitive Circuit Realizations of Process Algebras <i>Geoffrey M. Brown</i> .....	120
The Design of a Delay-insensitive Stack <i>Mark B. Josephs and Jan Tijmen Udding</i> .....	132
Specifying the Micro-program Parallelism for Microprocessors of the von Neumann Style <i>Hélène Collavizza and Dominique Borrione</i> .....	153
The Implementation and Proof of a Boolean Simplification System <i>Mark Aagaard and Miriam Leeser</i> .....	171
A Model for Synchronous Switching Circuits and its Theory of Correctness <i>Zhou Chaochen and C. A. R. Hoare</i> .....	196
Efficient Circuits as Implementations of Non-strict Functions <i>Carlos Delgado Kloos and Walter Dosch</i> .....	212

Verification of Synchronous Concurrent Algorithms using OBJ3: A Case Study of the Pixel-planes Architecture <i>S. M. Eker, V. Stavridou and J. V. Tucker</i> .....	231
Use of the OTTER Theorem Prover for the Formal Verification of Hardware <i>Paolo Camurati, Tiziana Margaria and Paolo Prinetto</i> .....	253
Proof-based Transformation of Formal Hardware Models <i>Holger Busch</i> .....	271
Ruby Algebra <i>Lars Rossen</i> .....	297
Using the Declarative Language LUSTRE for Circuit Verification <i>Ghislaine Thiau and Daniel Pilaud</i> .....	313
Optimising Designs by Transposition <i>Wayne Luk</i> .....	332
Author Index .....	355