

Contents Volume II

Arvind and R.S. Nikhil <i>Executing a program on the MIT tagged-token dataflow architecture.....</i>	1
K.L. Clark <i>PARLOG: the language and its applications.....</i>	30
D. Turner <i>Functional programming and communicating processes.....</i>	54
L. Augusteijn <i>Garbage collection in a distributed environment.....</i>	75
J.C.M. Baeten, J.A. Bergstra and J.W. Klop <i>Decidability of bisimulation equivalence for processes generating context-free languages.....</i>	94
D.A. Bailey and J.E. Cuny <i>An approach to programming process interconnection structures: Aggregate rewriting graph grammars.....</i>	112
M.R. Barbacci and J.M. Wing <i>Specifying functional and timing behavior for real-time applications.....</i>	124
H.P. Barendregt, M.C.J.D. Eekelen, J.R.W. Glauert, J.R. Kennaway, M.J. Plasmeijer and M.R. Sleep <i>Term graph rewriting.....</i>	141
H.P. Barendregt, M.C.J.D. Eekelen, J.R.W. Glauert, J.R. Kennaway, M.J. Plasmeijer and M.R. Sleep <i>Towards an intermediate language based on graph rewriting.....</i>	159
D.I. Bevan <i>Distributed garbage collection using reference counting.....</i>	176
U. Gamwell Dawids and H.H. Løvengreen <i>Rigorous development of a distributed calendar system.....</i>	188
M. Felleisen and D.P. Friedman <i>A reduction semantics for imperative higher-order languages.....</i>	206

R. van Glabbeek and F. Vaandrager <i>Petri net models for algebraic theories of concurrency</i>	224
J.I. Glasgow and G.H. MacEwen <i>A computational model for distributed systems using operator nets</i>	243
E.P. Gribomont <i>Design and proof of communicating sequential processes</i>	261
R. Hale and B. Moszkowski <i>Parallel programming in temporal logic</i>	277
D. Harrison <i>RUTH: A functional language for real-time programming</i>	297
J. Hooman <i>A compositional proof theory for real-time distributed message passing</i>	315
C. Delgado Kloos <i>STREAM: a scheme language for formally describing digital circuits</i>	333
J.N. Kok <i>A fully abstract semantics for data flow nets</i>	351
A.R. Martin and J.V. Tucker <i>The concurrent assignment representation of synchronous systems</i>	369
S. Ramesh <i>A new and efficient implementation of multiprocess synchronization</i>	387
Ph. Schnoebelen <i>Rewriting techniques for the temporal analysis of communicating processes</i>	402
H. Tebra <i>Optimistic and-parallelism in Prolog</i>	420
P. Watson and I. Watson <i>An efficient garbage collection scheme for parallel computer architectures</i>	432
D.C. Luckham, D.P. Helmbold, D.L. Bryan and M.A. Haberler <i>Task sequencing language for specifying distributed Ada systems</i>	444
Authors index volume II.....	464

Contents Volume I

G.E. Hinton
Learning translation invariant recognition in massively parallel networks..... I 1

M. Rem
Trace theory and systolic computations..... I 14

E.H.L. Aarts and J.H.M. Korst
Boltzmann machines and their applications..... I 34

P. Anderson, C. Hankin, P. Kelly, P. Osmon and M. Shute
COBWEB-2: Structured specification of a wafer-scale supercomputer.. I 51

J.K. Annot and R.A.H. van Twist
A novel deadlock free and starvation free packet switching communication processor..... I 68

P.G. Bosco, E. Giachin, G. Giandonato, G. Martinengo and C. Rullent
A parallel architecture for signal understanding through inference on uncertain data..... I 86

W. Damm and G. Döhmen
An axiomatic approach to the specification of distributed computer architectures..... I 103

F. Dehne, J.-R. Sack and N. Santoro
Computing on a systolic screen: hulls, contours and applications..... I 121

J.L. Gaudiot and L.T. Lee
Multiprocessor systems programming in a high-level data-flow language..... I 134

P.A.J. Hilbers, M.R.J. Koopman and J.L.A. van de Snepscheut
The twisted cube..... I 152

C.-H. Huang and C. Lengauer
An implemented method for incremental systolic design..... I 160

J.K. Iliffe
The use of parallel functions in system design..... I 178

A. Kaldewaij <i>The translation of processes into circuits.....</i>	I 195
O. Krämer and H. Mühlenbein <i>Mapping strategies in message based multiprocessor systems.....</i>	I 213
S.H. Lavington, M. Standring, Y.J. Jiang, C.J. Wang and M.E. Waite <i>Hardware memory management for large knowledge bases.....</i>	I 226
D.L. McBurney and M.R. Sleep <i>Transputer-based experiments with the ZAPP architecture.....</i>	I 242
C. Mongenet and G.-R. Perrin <i>Synthesis of systolic arrays for inductive problems.....</i>	I 260
D.J. Pritchard, C.R. Askew, D.B. Carpenter, I. Glendinning, A.J.G. Hey and D.A. Nicole <i>Practical parallelism using transputer arrays.....</i>	I 278
S.V. Rajopadhye and R.M. Fujimoto <i>Systolic array synthesis by static analysis of program dependencies.....</i>	I 295
P. Schaefer and Ph. Schnoebelen <i>Specification of a pipelined event driven simulator using FP2.....</i>	I 311
P. Stenström and L. Philipson <i>A layered emulator for design evaluation of MIMD multiprocessors with shared memory.....</i>	I 329
J.A. Test, M. Myszewski and R.C. Swift <i>The Alliant FX/series: A language driven architecture for parallel processing of dusty deck Fortran.....</i>	I 345
P.H. Welch <i>Emulating digital logic using transputer networks (very high parallelism = simplicity = performance).....</i>	I 357
M. Bellia, P.G. Bosco, E. Giovannetti, G. Levi, C. Moiso and C. Palamidessi, <i>A two-level approach to logic plus functional programming integration.</i>	I 374
D.I. Bevan, G.L. Burn and R.J. Karia <i>Overview of a Parallel Reduction Machine Project.....</i>	I 394

R. Gonzalez-Rubio, J. Rohmer and A. Bradier <i>An overview of DDC: Delta Driven Computer</i>	I 414
Ph. Jorrand <i>Design and implementation of a parallel inference machine for first order logic: an overview</i>	I 434
P. Mehring and E. Aposporidis <i>Multi-Level simulator for VLSI - an overview</i>	I 446
E.A.M. Odijk <i>The DOOM system and its applications: A survey of ESPRIT 415 subproject A, Philips Research Laboratories</i> ...	I 461
Authors index volume I.....	I 480