Table of Contents

A 1-V CMOS Ultralow-Power Receiver Front End for the IEEE 802.15.4 Standard Using Tuned Passive Mixer Output Pole	1
Self-Timed Rings: A Promising Solution for Generating High-Speed High-Resolution Low-Phase Noise Clocks Oussama Elissati, Sébastien Rieubon, Eslam Yahya, and Laurent Fesquet	22
Adaptive Logical Control of RF LNA Performances for Efficient Energy Consumption	43
A 1.8-V 3.6-mW 2.4-GHz Fully Integrated CMOS Frequency Synthesizer for the IEEE 802.15.4	69
Design and Optimization of a Digital Baseband Receiver ASIC for GSM/EDGE	100
VLSI Implementation of Hard- and Soft-Output Sphere Decoding for Wide-Band MIMO Systems	128
Joint Optimization of Low-Power DCT Architecture and Efficient Quantization Technique for Embedded Image Compression	155
Fast Fixed-Point Optimization of DSP Algorithms	182
Design and Verification of Lazy and Hybrid Implementations of the SELF Protocol	206
Adaptation Strategies in Multiprocessors System on Chip	233

Table of Contents

X

Tri-mode Operation for Noise Reduction and Data Preservation in Low-Leakage Multi-Threshold CMOS Circuits	258
Fast Legalization for Standard Cell Placement with Simultaneous Wirelength and Displacement Minimization	291
Control Electronics Integration toward Endoscopic Capsule Robot Performing Legged Locomotion and Illumination	312
Smart Camera System-on-Chip Architecture for Real-Time Brush Based Interactive Painting Systems Luc Claesen, Peter Vandoren, Tom Van Laerhoven, Andy Motten, Fabian Di Fiore, Frank Van Reeth, Jing Liao, and Jinhui Yu	339
Author Index	355