## **Contents**

1	Dev	vice basics	1
	1.1	Introduction 1	
	1.2	SCR current-voltage characteristics 3	
	1.3	Basic SCR construction features 7	
	1.4	Gate triggering 8	
	1.5	Holding current 11	
	1.6	Triggering a shorted emitter SCR 12	
2	Cur	rent Gain	15
	2.1	Variation of current gain with current 15	
	2.2		
3	Thyristor Maximum Voltage Blocking		
	Capability		24
	3.1	Introduction 24	
	3.2	Maximum forward-blocking capability $V_{BO}$ 26	
	3.3	Maximum reverse-blocking capability 30	
		The punch-through condition 33	
	3.5	Temperature dependence 33	
	3.6	Surface breakdown 35	
	3.7	Reverse-conducting thyristor 35	
4	Son	ne High-Injection-Level Effects	39
	4.1	Introduction 39	
	4.2	Ambipolar mobility and diffusivity 40	



	4.3	Mobility and diffusivity versus current density 40	
	4.4	Lifetime at high injection levels 42	
	4.5	High-low junctions at high current densities 44	
	4.6	Current gain fall-off 44	
5	The	Gate-Triggered SCR	
	Tur	n-On Transient	46
	5.1	Introduction 46	
	5.2	Charge-control model of a bipolar transistor 48	
	5.3	Charge-control model of a p-n-p-n structure 50	
	5.4	•	
	5.5		
	5.6 5.7	Rise time with inductive load 56  Propagation of the on state 57	
_		• •	
6		Nongated, Undesirable	-00
	Thy	ristor Triggering	62
		Introduction 62	
		Thermal turn on 62	
		Light triggering 64	
	6.4	Voltage triggering 65	
7	Thy	ristor Voltage Drop in the On State	73
	7.1	Introduction 73	
	7.2	Herlet's closed-form p-i-n diode analysis 75	
	7.3	•	
	7.4	•	
	7.5	Otsuka's forward-drop analysis 77	
8	SCF	R Turn-off Transient	88
	8.1	Introduction 88	
	8.2	Storage time $t_{s_1}$ 90	
	8.3	Fall time $t_{t_1}$ 91	
	8.4	Storage time $t_{s_2}$ 93	
	8.5	Fall time $t_{t_2}$ 94	
	8.6 8.7	Effect of the gate current 94 Simplified approaches 95	
	8.8		
		•	
9		Turn-off Thyristor (GTO)	98
	9.1	Introduction 98	
	9.2	1 0	
	9.3 9.4	•	
	9.4	- · · · · · · · · · · · · · · · · · · ·	
		araminian managed with Mark Amil Art 1	

		Plasma-pinching in the ungated n base 105 Theoretical model compared with experiment 106	
10	•	ristor <i>di / dt</i> and Current Pulse ability	109
	10.1	Introduction 109	
	10.2	Test circuit for gate-triggered di/dt 111	
	10.3		
	10.4	di/dt capability of the gated and nongated turn on 113	
	10.5	Localized temperature rise for a short single pulse 115	
	10.5	2	5
	10.7	impedance during turn-on spreading 117	
	10.8	Methods of increasing the initial turn-on area 119	
	10.9	B	
		Emitter shorts versus the turn-on time 126	
		Beam-fired thyristor 126	
	10.12	Field-controlled thyristor 128	
11	Bidi	rectional p-n-p-n Switches	131
	11.1	Introduction 131	
	11.2	Bidirectional p-n-p-n diode switch 133	
	11.3	Current distribution across a forward-biased	
	11.3	junction bounded by resistive layers	
		junction bounded by resistive layers (current-crowding effect) 135	
	11.4	junction bounded by resistive layers (current-crowding effect) 135 Junction gate 140	
	11.4 11.5	junction bounded by resistive layers (current-crowding effect) 135  Junction gate 140  Remote gate 143	
	11.4 11.5 11.6	junction bounded by resistive layers (current-crowding effect) 135  Junction gate 140  Remote gate 143  Triac 145	
12	11.4 11.5 11.6	junction bounded by resistive layers (current-crowding effect) 135  Junction gate 140  Remote gate 143	154
12	11.4 11.5 11.6 <b>Com</b> 12.1	junction bounded by resistive layers (current-crowding effect) 135  Junction gate 140  Remote gate 143  Triac 145  mutation of Triacs  Introduction 154	154
12	11.4 11.5 11.6	junction bounded by resistive layers (current-crowding effect) 135 Junction gate 140 Remote gate 143 Triac 145 mutation of Triacs Introduction 154 Current and voltage waveforms	154
12	11.4 11.5 11.6 <b>Com</b> 12.1 12.2	junction bounded by resistive layers (current-crowding effect) 135 Junction gate 140 Remote gate 143 Triac 145 mutation of Triacs Introduction 154 Current and voltage waveforms during commutation 155	154
12	11.4 11.5 11.6 <b>Com</b> 12.1 12.2	junction bounded by resistive layers (current-crowding effect) 135 Junction gate 140 Remote gate 143 Triac 145 mutation of Triacs Introduction 154 Current and voltage waveforms during commutation 155 Role of stored charges in triac commutation 159	154
12	11.4 11.5 11.6 <b>Com</b> 12.1 12.2	junction bounded by resistive layers (current-crowding effect) 135  Junction gate 140  Remote gate 143  Triac 145  mutation of Triacs  Introduction 154  Current and voltage waveforms during commutation 155  Role of stored charges in triac commutation 159  Recovery of a p+-n abrupt-junction diode 161	154
	11.4 11.5 11.6 <b>Com</b> 12.1 12.2 12.3 12.4 12.5	junction bounded by resistive layers (current-crowding effect) 135  Junction gate 140  Remote gate 143  Triac 145  mutation of Triacs  Introduction 154  Current and voltage waveforms during commutation 155  Role of stored charges in triac commutation 159  Recovery of a p+-n abrupt-junction diode 161  Snubber networks for dv/dt suppression 170	
12	11.4 11.5 11.6 <b>Com</b> 12.1 12.2 12.3 12.4 12.5	junction bounded by resistive layers (current-crowding effect) 135  Junction gate 140  Remote gate 143  Triac 145  mutation of Triacs  Introduction 154  Current and voltage waveforms during commutation 155  Role of stored charges in triac commutation 159  Recovery of a p+ -n abrupt-junction diode 161  Snubber networks for dv/dt suppression 170  con Surface	154
	11.4 11.5 11.6 <b>Com</b> 12.1 12.2 12.3 12.4 12.5 <b>Silic</b> 13.1	junction bounded by resistive layers (current-crowding effect) 135  Junction gate 140  Remote gate 143  Triac 145  mutation of Triacs  Introduction 154  Current and voltage waveforms during commutation 155  Role of stored charges in triac commutation 159  Recovery of a p+-n abrupt-junction diode 161  Snubber networks for dv/dt suppression 170  con Surface  Introduction 173	
	11.4 11.5 11.6 <b>Com</b> 12.1 12.2 12.3 12.4 12.5 <b>Silic</b>	junction bounded by resistive layers (current-crowding effect) 135  Junction gate 140  Remote gate 143  Triac 145  mutation of Triacs  Introduction 154  Current and voltage waveforms during commutation 155  Role of stored charges in triac commutation 159  Recovery of a p+ -n abrupt-junction diode 161  Snubber networks for dv/dt suppression 170  con Surface	

14		lanche Breakdown Enhancement by sa Contouring	197
	14.1	Introduction 198	
	14.2	Positive and negative bevel angles 199	
	14.3	**	
		computation in the depletion region 199	
	14.4	8	
	14.5	, and the second	
	14.6	Novel approaches to beveling 211	
15		nar-Junction Avalanche Breakdown rovement	216
	15.1	Introduction 216	
	15.2		
	15.3	e e	
		and channel stopper 220	
	15.4	Resistive field plate 227	
	15.5	1 ,	
		rings 231	
	15.6	Etch-contoured planar junctions 239	
16	Thy	ristor Thermal Response	242
	16.1	Introduction 242	
	16.2	Heat generation and absorption in the	
		forward-biased thyristor 243	
	16.3	•	
		temperature 248	
	16.4		
	16.5	impedance 255 Device temperature response to an	
	10.5	arbitrary power waveshape 260	
	16.6	Thyristor thermal impedance measurement 265	
	16.7	Computer-aided thermal analysis 266	
17	Thy	ristor Circuits Basics	269
	17.1	Introduction 269	
	17.2	SCR and triac control and triggering	
		methods 271	
	17.3	Thyristor triggering devices 280	
	17.4	Commutation 288	
	17.5	Effect of an impedance between the gate	
		and cathode of a thyristor 291	
	17.6	Thyristor protection circuits 292	
	17.7	Some thyristor applications 294	