

Table of Contents

Keynotes

Robust Low Power Embedded SRAM Design: From System to Memory Cell	1
<i>Toby Doorn and Roelof Salters</i>	
Variability in Advanced Nanometer Technologies: Challenges and Solutions	2
<i>Davide Pandini</i>	
Subthreshold Circuit Design for Ultra-Low-Power Applications	3
<i>Yusuf Leblebici</i>	

Special Session

SystemC AMS Extensions: New Language – New Methods – New Applications	4
<i>Martin Barnasconi, Markus Damm, and Karsten Einwich</i>	

Session 1: Variability & Statistical Timing

Process Variation Aware Performance Analysis of Asynchronous Circuits Considering Spatial Correlation	5
<i>Mohsen Raji, Behnam Ghavami, Hamid R. Zarandi, and Hossein Pedram</i>	
Interpreting SSTA Results with Correlation	16
<i>Zeqin Wu, Philippe Maurine, Nadine Azemard, and Gille Ducharme</i>	
Residue Arithmetic for Variation-Tolerant Design of Multiply-Add Units	26
<i>Ioannis Kouretas and Vassilis Paliouras</i>	
Exponent Monte Carlo for Quick Statistical Circuit Simulation	36
<i>Paul Zuber, Vladimir Matvejev, Philippe Roussel, Petr Dobrovolný, and Miguel Miranda</i>	

Poster Session 1: Circuit Level Techniques

Clock Repeater Characterization for Jitter-Aware Clock Tree Synthesis	46
<i>Monica Figueiredo and Rui L. Aguiar</i>	

A Hardware Implementation of the User-Centric Display Energy Management 56
 Vasily G. Moshnyaga, Koji Hashimoto, Tadashi Suetsugu, and Shuhei Higashi

On-chip Thermal Modeling Based on SPICE Simulation 66
 Wei Liu, Andrea Calimera, Alberto Nannarelli, Enrico Macii, and Massimo Poncino

Switching Noise Optimization in the Wake-Up Phase of Leakage-Aware Power Gating Structures 76
 Javier Castro, Pilar Parra, and Antonio J. Acosta

Session 2: Power Management

Application-Specific Temperature Reduction Systematic Methodology for 2D and 3D Networks-on-Chip 86
 Iraklis Anagnostopoulos, Alexandros Bartzas, and Dimitrios Soudris

Data-Driven Clock Gating for Digital Filters 96
 Alberto Bonanno, Alberto Bocca, Alberto Macii, Enrico Macii, and Massimo Poncino

Power Management and Its Impact on Power Supply Noise 106
 Howard Chen and Indira Nair

Assertive Dynamic Power Management (AsDPM) Strategy for Globally Scheduled RT Multiprocessor Systems 116
 Muhammad Khurram Bhatti, Muhammad Farooq, Cécile Belleudy, Michel Auguin, and Ons Mbarek

Session 3: Low Power Circuits & Technology

Design Optimization of Low-Power 90nm CMOS SOC Application Using 0.5V Bulk PMOS Dynamic-Threshold with Dual Threshold (MTCMOS): BP-DTMOS-DT Technique 127
 Chih-Hsiang Lin and James B. Kuo

Crosstalk in High-Performance Asynchronous Designs 136
 Ritej Bachhawat, Pankaj Golani, and Peter A. Beerel

Modeling and Reducing EMI in GALS and Synchronous Systems 146
 Tomasz Król, Milos Krstić, Xin Fan, and Eckhard Grass

Low-Power Dual-Edge Triggered State Retention Scan Flip-Flop 156
 Hossein Karimiyan, Sayed Masoud Sayedi, and Hossein Saidi

Poster Session 2: System Level Techniques

Multi-granularity NoC Simulation Framework for Early Phase Exploration of SDR Hardware Platforms	165
<i>Nikolaos Zompakis, Martin Trautmann, Alexandros Bartzas, Stylianos Mamagkakis, Dimitrios Soudris, Liesbet Van der Perre, and Francky Catthoor</i>	
Dynamic Data Type Optimization and Memory Assignment Methodologies	175
<i>Alexandros Bartzas, Christos Baloukas, Dimitrios Soudris, Konstantinos Potamianos, Fragkiskos Ieromnimon, and Nikolaos S. Voros</i>	
Accelerating Embedded Software Power Profiling Using Run-Time Power Emulation	186
<i>Christian Bachmann, Andreas Genser, Christian Steger, Reinhold Weiß, and Josef Haid</i>	
Write Invalidation Analysis in Chip Multiprocessors	196
<i>Newsha Ardalani and Amirali Baniasadi</i>	
Practical Design Space Exploration of an H264 Decoder for Handheld Devices Using a Virtual Platform	206
<i>Marius Gligor, Nicolas Fournel, Frédéric Pétrot, Fabien Colas-Bigey, Anne-Marie Fouilliant, Philippe Teninge, and Marcello Coppola</i>	
BSAA: A Switching Activity Analysis and Visualisation Tool for SoC Power Optimisation	216
<i>Tom English, Ka Lok Man, and Emanuel Popovici</i>	

Session 4: Power & Timing Optimization Techniques

Reducing Timing Overhead in Simultaneously Clock-Gated and Power-Gated Designs by Placement-Aware Clustering	227
<i>Gaurang Upasani, Andrea Calimera, Alberto Macii, Enrico Macii, and Massimo Poncino</i>	
Low Energy Voltage Dithering in Dual V_{DD} Circuits	237
<i>Thomas Schweizer, Julio Oliveira, Tommy Kuhn, and Wolfgang Rosenstiel</i>	
Product On-Chip Process Compensation for Low Power and Yield Enhancement	247
<i>Nabila Moubdi, Philippe Maurine, Robin Wilson, Nadine Azemard, Vincent Dumettier, Abhishek Bansal, Sebastien Barasinski, Alain Tournier, Guy Durieu, David Meyer, Pierre Busson, Sarah Verhaeren, and Sylvain Engels</i>	

Session 5: Self-timed Circuits

Low-Power Soft Error Hardened Latch	256
<i>Hossein Karimiyani Alidash and Vojin G. Oklobdzija</i>	
Digital Timing Slack Monitors and Their Specific Insertion Flow for Adaptive Compensation of Variabilities	266
<i>Bettina Rebaud, Marc Belleville, Edith Beigné, Christian Bernard, Michel Robert, Philippe Maurine, and Nadine Azemard</i>	
Quasi-Delay-Insensitive Computing Device: Methodological Aspects and Practical Implementation	276
<i>Yuri Stepchenkov, Yuri Diachenko, Victor Zakharov, Yuri Rogdestvenski, Nikolai Morozov, and Dmitri Stepchenkov</i>	
The Magic Rule of Tiles: Virtual Delay Insensitivity	286
<i>Delong Shang, Fei Xia, Stanislavs Golubcovs, and Alex Yakovlev</i>	

Session 6: Low Power Circuit Analysis & Optimization

Analysis of Power Consumption Using a New Methodology for the Capacitance Modeling of Complex Logic Gates	297
<i>Sidinei Ghissoni, Joao Batista dos Santos Martins, Ricardo Augusto da Luz Reis, and Jose Carlos Monteiro</i>	
A New Methodology for Power-Aware Transistor Sizing: Free Power Recovery (FPR)	307
<i>Milena Vratonjić, Matthew Ziegler, George D. Gristede, Victor Zyuban, Thomas Mitchell, Ee Cho, Chandu Visweswariah, and Vojin G. Oklobdzija</i>	
Routing Resistance Influence in Loading Effect on Leakage Analysis	317
<i>Paulo F. Butzen, André I. Reis, and Renato P. Ribas</i>	

Session 7: Low Power Design Studies

Processor Customization for Software Implementation of the AES Algorithm for Wireless Sensor Networks	326
<i>Néstor Suárez, Gustavo M. Callicó, Roberto Sarmiento, Octavio Santana, and Anteneh A. Abbo</i>	
An On-Chip Multi-mode Buck DC-DC Converter for Fine-Grain DVS on a Multi-power Domain SoC Using a 65-nm Standard CMOS Logic Process	336
<i>Motoi Ichihashi, Hélène Lhermet, Edith Beigné, Frédéric Rothan, Marc Belleville, and Amara Amara</i>	

Energy Dissipation Reduction of a Cardiac Event Detector in the Sub- V_t Domain By Architectural Folding	347
<i>Joachim Neves Rodrigues, Omer Can Akgun, Puneet Acharya, Adolfo de la Calle, Yusuf Leblebici, and Viktor Öwall</i>	
A New Optimized High-Speed Low-Power Data-Driven Dynamic (D3L) 32-Bit Kogge-Stone Adder	357
<i>Fabio Frustaci and Marco Lanuzza</i>	
Author Index	367