

# Table of Contents

## Regular Papers

A High Performance Adaptive Miss Handling Architecture for Chip Multiprocessors .....	1
<i>Magnus Jahre and Lasse Natvig</i>	
Characterizing Time-Varying Program Behavior Using Phase Complexity Surfaces .....	21
<i>Frederik Vandeputte and Lieven Eeckhout</i>	
Compiler Directed Issue Queue Energy Reduction .....	42
<i>Timothy M. Jones, Michael F.P. O'Boyle, Jaume Abella, and Antonio González</i>	
A Systematic Design Space Exploration Approach to Customising Multi-Processor Architectures: Exemplified Using Graphics Processors .....	63
<i>Ben Cope, Peter Y.K. Cheung, Wayne Luk, and Lee Howes</i>	
Microvisor: A Runtime Architecture for Thermal Management in Chip Multiprocessors .....	84
<i>Omer Khan and Sandip Kundu</i>	

## 4th International Conference on High-Performance and Embedded Architectures and Compilers – HiPEAC (Selected Papers)

A Highly Scalable Parallel Implementation of H.264 .....	111
<i>Arnaldo Azevedo, Ben Juurlink, Cor Meenderinck, Andrei Terechko, Jan Hoogerbrugge, Mauricio Alvarez, Alex Ramirez, and Mateo Valero</i>	
Communication Based Proactive Link Power Management .....	135
<i>Sai Prashanth Muralidhara and Mahmut Kandemir</i>	
Finding Extreme Behaviors in Microprocessor Workloads .....	155
<i>Frederik Vandeputte and Lieven Eeckhout</i>	
Hybrid Super/Subthreshold Design of a Low Power Scalable-Throughput FFT Architecture .....	175
<i>Michael B. Henry and Leyla Nazhandali</i>	

## Workshop on Software and Hardware Challenges of Many-core Platforms – SHCMP (Selected Papers)

Transaction Reordering to Reduce Aborts in Software Transactional Memory .....	195
<i>Mohammad Ansari, Mikel Luján, Christos Kotselidis, Kim Jarvis, Chris Kirkham, and Ian Watson</i>	
A Parallelizing Compiler Cooperative Heterogeneous Multicore Processor Architecture.....	215
<i>Yasutaka Wada, Akihiro Hayashi, Takeshi Masuura, Jun Shirako, Hirofumi Nakano, Hiroaki Shikano, Keiji Kimura, and Hironori Kasahara</i>	
A Modular Simulator Framework for Network-on-Chip Based Manycore Chips Using UNISIM .....	234
<i>Xiongfei Liao, Wu Jigang, and Thambipillai Srikanthan</i>	
Software Transactional Memory Validation – Time and Space Considerations.....	254
<i>Adam Welc and Bratin Saha</i>	
Tiled Multi-Core Stream Architecture .....	274
<i>Nan Wu, Qianming Yang, Mei Wen, Yi He, Ju Ren, Maolin Guan, and Chunyuan Zhang</i>	
An Efficient and Flexible Task Management for Many Cores.....	294
<i>Yuan Nan, Yu Lei, and Fan Dong-rui</i>	

## 8th IEEE International Symposium on Systems, Architectures, Modeling and Simulation – SAMOS VIII (Selected Papers)

On Two-Layer Brain-Inspired Hierarchical Topologies – A Rent’s Rule Approach .....	311
<i>Valeriu Beiu, Basheer A.M. Madappuram, Peter M. Kelly, and Liam J. McDaid</i>	
Advanced Packet Segmentation and Buffering Algorithms in Network Processors .....	334
<i>Daniel Llorente, Kimon Karras, Thomas Wild, and Andreas Herkersdorf</i>	
Energy Reduction by Systematic Run-Time Reconfigurable Hardware Deactivation .....	354
<i>W.G. Osborne, Wayne Luk, J.G.F. Coutinho, and O. Mencer</i>	
A Cost Model for Partial Dynamic Reconfiguration.....	370
<i>Markus Rullmann and Renate Merker</i>	

Heterogeneous Design in Functional DIF .....	391
<i>William Plishker, Nimish Sane, Mary Kiemb, and Shuvra S. Bhattacharyya</i>	
Signature-Based Calibration of Analytical Performance Models for System-Level Design Space Exploration .....	409
<i>Stanley Jaddoe, Mark Thompson, and Andy D. Pimentel</i>	
<b>Author Index</b> .....	427