Table of Contents

Regular Papers

A High Performance Adaptive Miss Handling Architecture for Chip Multiprocessors	1
Characterizing Time-Varying Program Behavior Using Phase Complexity Surfaces	21
Compiler Directed Issue Queue Energy Reduction	42
A Systematic Design Space Exploration Approach to Customising Multi-Processor Architectures: Exemplified Using Graphics Processors Ben Cope, Peter Y.K. Cheung, Wayne Luk, and Lee Howes	63
Microvisor: A Runtime Architecture for Thermal Management in Chip Multiprocessors	84
4th International Conference on High-Performance and Embedded Architectures and Compilers – HiPEAC (Selected Papers)	
A Highly Scalable Parallel Implementation of H.264	111
Communication Based Proactive Link Power Management	135
Finding Extreme Behaviors in Microprocessor Workloads	155
Hybrid Super/Subthreshold Design of a Low Power Scalable-Throughput FFT Architecture	175



Workshop on Software and Hardware Challenges of Many-core Platforms – SHCMP (Selected Papers)	
Transaction Reordering to Reduce Aborts in Software Transactional Memory	195
Mohammad Ansari, Mikel Luján, Christos Kotselidis, Kim Jarvis, Chris Kirkham, and Ian Watson	
A Parallelizing Compiler Cooperative Heterogeneous Multicore Processor Architecture	215
A Modular Simulator Framework for Network-on-Chip Based Manycore Chips Using UNISIM	234
Software Transactional Memory Validation – Time and Space Considerations	254
Tiled Multi-Core Stream Architecture	274
An Efficient and Flexible Task Management for Many Cores	294
8th IEEE International Symposium on Systems, Architectures, Modeling and Simulation – SAMOS VIII (Selected Papers)	
On Two-Layer Brain-Inspired Hierarchical Topologies – A Rent's Rule Approach	311
Advanced Packet Segmentation and Buffering Algorithms in Network Processors	334
Energy Reduction by Systematic Run-Time Reconfigurable Hardware Deactivation	354
A Cost Model for Partial Dynamic Reconfiguration	370

391
409
427