Table of Contents

Regular Papers

A High Performance Adaptive Miss Handling Architecture for Chip Multiprocessors 1
Magnus Jahre and Lasse Natvig

Characterizing Time-Varying Program Behavior Using Phase Complexity Surfaces 21
Frederik Vandeputte and Lieven Eeckhout

Compiler Directed Issue Queue Energy Reduction 42
Timothy M. Jones, Michael F.P. O'Boyle, Jaume Abella, and Antonio González

A Systematic Design Space Exploration Approach to Customising Multi-Processor Architectures: Exemplified Using Graphics Processors 63
Ben Cope, Peter Y.K. Cheung, Wayne Luk, and Lee Howes

Microvisor: A Runtime Architecture for Thermal Management in Chip Multiprocessors 84
Omer Khan and Sandip Kundu

4th International Conference on High-Performance and Embedded Architectures and Compilers – HiPEAC (Selected Papers)

A Highly Scalable Parallel Implementation of H.264 111
Arnaldo Azevedo, Ben Juurlink, Cor Meenderinck, Andrei Terechko, Jan Hoogerbrugge, Mauricio Alvarez, Alex Ramirez, and Mateo Valero

Communication Based Proactive Link Power Management 135
Sai Prashanth Muralidhara and Mahmut Kandemir

Finding Extreme Behaviors in Microprocessor Workloads 155
Frederik Vandeputte and Lieven Eeckhout

Hybrid Super/Subthreshold Design of a Low Power Scalable-Throughput FFT Architecture 175
Michael B. Henry and Leyla Nazhandali

Bibliografische Informationen
http://d-nb.info/1014976944

digitalisiert durch DEUTSCHE NATIONAL BIBLIOTHEK

Workshop on Software and Hardware Challenges of Many-core Platforms – SHCMP (Selected Papers)

Transaction Reordering to Reduce Aborts in Software Transactional Memory 195
Mohammad Ansari, Mikel Luján, Christos Kotselidis, Kim Jarvis, Chris Kirkham, and Ian Watson

A Parallelizing Compiler Cooperative Heterogeneous Multicore Processor Architecture 215
Yasutaka Wada, Akihiro Hayashi, Takeshi Masuura, Jun Shirako, Hirofumi Nakano, Hiroaki Shikano, Keiji Kimura, and Hironori Kasahara

A Modular Simulator Framework for Network-on-Chip Based Manycore Chips Using UNISIM 234
Xiongfei Liao, Wu Jigang, and Thambipillai Srikanthan

Software Transactional Memory Validation – Time and Space Considerations 254
Adam Welc and Bratin Saha

Tiled Multi-Core Stream Architecture 274
Nan Wu, Qianming Yang, Mei Wen, Yi He, Ju Ren, Maolin Guan, and Chunyuan Zhang

An Efficient and Flexible Task Management for Many Cores 294
Yuan Nan, Yu Lei, and Fan Dong-rui

8th IEEE International Symposium on Systems, Architectures, Modeling and Simulation – SAMOS VIII (Selected Papers)

On Two-Layer Brain-Inspired Hierarchical Topologies – A Rent's Rule Approach 311
Valeriu Beiu, Basheer A.M. Madappuram, Peter M. Kelly, and Liam J. McDaid

Advanced Packet Segmentation and Buffering Algorithms in Network Processors 334
Daniel Llorente, Kimon Karras, Thomas Wild, and Andreas Herkersdorf

Energy Reduction by Systematic Run-Time Reconfigurable Hardware Deactivation 354
W.G. Osborne, Wayne Luk, J.G.F. Coutinho, and O. Mencer

A Cost Model for Partial Dynamic Reconfiguration 370
Markus Rullmann and Renate Merker

Heterogeneous Design in Functional DIF 391
William Plishker, Nimish Sane, Mary Kiemb, and Shuvra S. Bhattacharyya

Signature-Based Calibration of Analytical Performance Models for System-Level Design Space Exploration 409
Stanley Jaddoe, Mark Thompson, and Andy D. Pimentel

Author Index 427