## **Table of Contents**

Preface	7
Trademarks	8
1. Introduction	9
From CISC to RISC	10
2. MIPS/RISC System Components from Siemens	23
SAB-R3000A – The High-Performance RISC	24
The MIPS R3010 Floating-Point Coprocessor	51
SAB-R3223 – Read-Write Buffer	66
3. MIPS Compiler Technology	71
Engineering a RISC Compiler System	72
Minimizing Register Usage Penalty at Procedure Calls	83
Optimizing Compilers	103
4. Operating System Support	117
Operating System Support on a RISC	118
5. System Applications for the MIPS/RISC Processor	133
RISC Performance in Systems	134
DECstation 5000 Model 200	156
Flexible System Design using the SAB-R3000	167
R3000 Multiprocessor System Design	191
6. MIPS Development Environment	205
The System Programmer's Package	206
7. Prospects	223
Now that RISC is here, what's a better RISC?	224



8. Applications	229
Resetting the R3000 and R3010	230
Interrupt Exception Handling	234
R3000 Cache Design Price-Performance Tradeoffs	240
Performance Tradeoffs in Cache Design	251
Appendix	267
1. Extract from Siemens Data Sheets	268
2. Siemens SME-RISC Development Systems	305
3. Application Software	327
Index	337