

Table of Contents

Refereed Papers

Integrating Path and Timing Analysis Using Instruction-Level Simulation Techniques 1
Thomas Lundqvist and Per Stenström

On Predicting Data Cache Behavior for Real-Time Systems 16
Christian Ferdinand and Reinhard Wilhelm

Automatic Accurate Time-Bound Analysis for High-Level Languages 31
Yanhong A. Liu and Gustavo Gomez

Extending RT-Linux to Support Flexible Hard Real-Time Systems with Optional Components 41
A. Terrasa, A. Espinosa and A. García-Fornes

Limited Preemptible Scheduling to Embrace Cache Memory in Real-Time Systems 51
Sheayun Lee, Chang-Gun Lee, Minsuk Lee, Sang Lyul Min and Chong Sang Kim

A Uniform Reliable Multicast Protocol with Guaranteed Response Times 65
Laurent George and Pascale Minet

A Tool to Assist in Fine-Tuning and Debugging Embedded Real-Time Systems . 83
Gaurav Arora and David B. Stewart

Debugging Distributed Implementations of Modal Process Systems 98
Ken Hines and Gaetano Borriello

Using Inferno™ to Execute Java™ on small devices 108
C. F. Yurkoski, L. R. Rau and B. K. Ellis

TurboJ, a Java Bytecode-to-Native Compiler	119
<i>Michael Weiss, François de Ferrière, Bertrand Delsart, Christian Fabre, Frederick Hirsch, E. Andrew Johnson, Vania Joloboff, Fridtjof Siebert and Xavier Spengler</i>	
Cache-Sensitive Pre-runtime Scheduling	131
<i>Daniel Küstner and Stephan Thesing</i>	
Priority Assignment for Embedded Reactive Real-Time Systems	146
<i>Felice Balarin</i>	
Mapping an Embedded Hard Real-Time Systems SDL Specification to an Analyzable Task Network - A Case Study	156
<i>Thomas Kolloch and Georg Färber</i>	
Efficient User-Level I/O in the ARX Real-Time Operating System	166
<i>Yangmin Seo, Jungkeun Park and Seongsoo Hong</i>	
Machine Descriptions to Build Tools for Embedded Systems	176
<i>Norman Ramsey and Jack W. Davidson</i>	
Non-local Instruction Scheduling with Limited Code Growth	193
<i>Keith D. Cooper and Philip J. Schielke</i>	
An Efficient Data Partitioning Method for Limited Memory Embedded Systems .	208
<i>Sundaram Anantharaman and Santosh Pande</i>	
A Design Environment for Counterflow Pipeline Synthesis	223
<i>Bruce R. Childers and Jack W. Davidson</i>	
End-to-End Optimization in Heterogeneous Distributed Real-Time Systems . . .	235
<i>Seonho Choi</i>	
Invited Talks	
Using UML for Modeling Complex Real-Time Systems	250
<i>Bran Selic</i>	
Evaluating ASIC, DSP, and RISC Architectures for Embedded Applications . . .	261
<i>Marc Campbell</i>	