

Table of Contents

K. Keutzer <i>The Need for Formal Methods for Integrated Circuit Design</i>	1
Y.-A. Chen, E. Clarke, P.-H. Ho, Y. Hoskote, T. Kam, M. Khaira, J. O'Leary, X. Zhao, <i>Verification of All Circuits in a Floating-Point Unit Using Word-Level Model Checking</i>	19
L. Arditi <i>BMDs Can Delay the Use of Theorem Proving for Verifying Arithmetic Assembly Instructions</i>	34
K. Ravi, A. Pardo, G.D. Hachtel, F. Somenzi <i>Modular Verification of Multipliers</i>	49
P.S. Miner, J.F. Leathrum, Jr. <i>Verification of IEEE Compliant Subtractive Division Algorithms</i>	64
H. Rueß <i>Hierarchical Verification of Two-Dimensional High-Speed Multiplication in PVS: A Case Study</i>	79
F.J. Cantu, A. Bundy, A. Smail, D. Basin <i>Experiments in Automating Hardware Verification Using Inductive Proof Planning</i>	94
A. Jain, K. Nelson, R.E. Bryant <i>Verifying Nondeterministic Implementations of Deterministic Systems</i>	109
D.M. Lewin, D.H. Lorenz, S. Ur <i>A Methodology for Processor Implementation Verification</i>	126
D. Geist, M. Farkas, A. Landver, Y. Lichtenstein, S. Ur, Y. Wolfsthal <i>Coverage-Directed Test Generation Using Symbolic Techniques</i>	143
R.B. Jones, C.-J.H. Seger, D.L. Dill <i>Self-Consistency Checking</i>	159
D. Cyrluk <i>Inverting the Abstraction Mapping: A Methodology for Hardware Verification</i>	172
C. Barrett, D.L. Dill, J. Levitt <i>Validity Checking for Combinations of Theories with Equality</i>	187
K. Schneider, T. Kropf <i>A Unified Approach for Combining Different Formalisms for Hardware Verification</i>	202
R. Hojati, A. Isles, D. Kirkpatrick, R.K. Brayton <i>Verification Using Uninterpreted Functions and Finite Instantiations</i>	218

Z. Zhou, X. Song, S. Tahar, E. Cerny, F. Corella, M. Langevin <i>Formal Verification of the Island Tunnel Controller Using Multiway Decision Graphs</i>	233
R.K. Brayton, G.D. Hachtel, A. Sangiovanni-Vincentelli, F. Somenzi, A. Aziz, S.-T. Cheng, S.A. Edwards, S.P. Khatri, Y. Kukimoto, A. Pardo, S. Qadeer, R.K. Ranjan, S. Sarwary, T.R. Shiple, G. Swamy, T. Villa <i>VIS</i>	248
N. Shankar <i>PVS: Combining Specification, Proof Checking, and Model Checking</i>	257
J. Harrison <i>HOL Light: A Tutorial Introduction</i>	265
B. Bose, M. Esen Tuna, V. Choppella <i>A Tutorial on Digital Design Derivation Using DRS</i>	270
B. Brock, M. Kaufmann, JS. Moore <i>ACL2 Theorems about Commercial Microprocessors</i>	275
R. Kumar, C. Blumenröhr, D. Eisenbiegler, D. Schmid <i>Formal Synthesis in Circuit Design-A Classification and Survey</i>	294
M. Bickford, D. Jamsek <i>Formal Specification and Verification of VHDL</i>	310
N. Narasimhan, R. Vemuri <i>Specification of Control Flow Properties for Verification of Synthesized VHDL Designs</i>	327
A.C.J. Fox, N.A. Harman <i>An Algebraic Model of Correctness for Superscalar Microprocessors</i>	346
P.J. Windley, J.R. Burch <i>Mechanically Checking a Lemma Used in an Automatic Verification Tool</i>	362
J.X. Su, D.L. Dill, C.W. Barrett <i>Automatic Generation of Invariants in Processor Verification</i>	377
E.M. Sentovich <i>A Brief Study of BDD Package Performance</i>	389
C. Meinel, T. Theobald <i>Local Encoding Transformations for Optimizing OBDD-Representations of Finite State Machines</i>	404
J. Jain, A. Narayan, C. Coelho, S.P. Khatri, A. Sangiovanni-Vincentelli, R.K. Brayton, M. Fujita <i>Decomposition Techniques for Efficient ROBDD Construction</i>	419

T. Yoneda, H. Hatori, A. Takahara, S-i Minato <i>BDDs vs. Zero-Suppressed BDDs : For CTL Symbolic Model Checking of Petri Nets</i>	435
D. Borrione, H. Bouamama, D. Deharbe, C. Le Faou, A. Wahba <i>HDL-Based Integration of Formal Methods and CAD Tools in the Prevail Environment</i>	450
List of Authors	469