

Introduction of Fraunhofer IZM's and TU Microperipheric's Activities



Location in Berlin-Wedding

© Fraunhofer IZM

Technische Universität Berlin
Forschungsschwerpunkt
Technologien der Mikroperipherik



Fraunhofer
IZM

Fraunhofer IZM – Facts

Figures 2014

- appr. 30 Mio. € turnover
- appr. 80 % contract research
- 389 employees
(230 full time, 159 PhD, trainee)

Locations

- Berlin
- Oberpfaffenhofen
- Dresden-Moritzburg

Director

Prof. K.-D. Lang

University Cooperation

- Long term contract with Technical University of Berlin
- Research Center Microperipheric Technologies
- Approx. 100 additional staff
- Joint use of equipment, facilities and infrastructure
- Additional cooperation with Technical University Dresden (assistant professor)



▪ Material characterization ▪ Process evaluation ▪ Reliability testing ▪ Failure analysis ▪ Sample production ▪ Training courses

© Fraunhofer IZM


Technische Universität Berlin
Forschungsschwerpunkt
Technologien der Mikroperipherik



Fraunhofer
IZM

Mission: From Microelectronics and Microsystems towards Smart Systems

System Integration Technologies




© Fraunhofer IZM

Technische Universität Berlin
Forschungsschwerpunkt
Technologien der Mikroperipherik

Fraunhofer
IZM


Main Competencies



Environment oriented
Material/Energy/
Lifetime Assessment




2D/3D Panellevel Technology
Micro-Interconnects
Assembly and Packaging



2D/3D Waferlevel Technology
Thin Film (Metal, Polymer)
MEMS Structures



2D/3D Technology Design
Sensor Nodes, Power and
System Design



Mechanical and thermal Reliability
Molecular Modeling
Micro Nano Analysis
Simulation



Micromechanics
Mechanical Interconnects
Process Simulation
Harsh Environment Analytics

© Fraunhofer IZM



Technische Universität Berlin
Forschungsschwerpunkt
Technologien der Mikroperipherik

Fraunhofer
IZM

Solutions with Wafer Level Packaging

3D Wafer Level Systemintegration

- Through Silicon Via (TSV) Formation
- Wafer thinning, Thin Wafer Handling
- TSV Interposer with high-density metallization
- Assembly and interconnection technologies




© Fraunhofer IZM

Technische Universität Berlin
Forschungsschwerpunkt
Technologien der Mikroperipherik

Fraunhofer
IZM

Example: MEMS Sensor Integration

Thin Chip Integration on Gyro (Capping Wafer with TSV)



© Fraunhofer IZM

COLES




Bundesministerium
für Bildung
und Forschung

Technische Universität Berlin
Forschungsschwerpunkt
Technologien der Mikroperipherik

Fraunhofer
IZM

Example: Wafer Level Integration for a Microcamera

- Wafer level integration of optics and camera electronics
- Size: 1,0 x 1,0 x 1,0 mm³
- Application e.g. for low-cost endoscopy



© Fraunhofer IZM



Technische Universität Berlin
Forschungsschwerpunkt
Technologien der Mikroelektronik



Fraunhofer
IZM

3D Waferlevel Infrastructure

Cleanroom Conditions like Semiconductor Production



© Fraunhofer IZM

Technische Universität Berlin
Forschungsschwerpunkt
Technologien der Mikroelektronik






Fraunhofer
IZM

Solutions with Panel Level Packaging

Panel Level Systemintegration

- High density wiring
- High K and low K **dielectrics**
- Thin chip handling and assembly
- Ultra thin interconnects
- Embedded actives and passives
- Functional layer integration




© Fraunhofer IZM

Technische Universität Berlin
Forschungsschwerpunkt
Technologien der Mikroperipherik

Fraunhofer
IZM


Chip Embedding Technologies

Process Flow



Example: Blade (INFINEON)

- embedded MOSFET / Driver
- manufacturing on PCB format



Licensing and process transfer
from Fraunhofer IZM

© Fraunhofer IZM


infineon

Technische Universität Berlin
Forschungsschwerpunkt
Technologien der Mikroperipherik

Fraunhofer
IZM

Optical interconnects moving closer to CPU and memory

- Replacing electrical high-speed data interconnects by optical interconnects on board-level
- Development of mid-board electro-optical transceivers
- Glass interposer with through glass vias (TGVs), electrical HF design and thin film metallization and fresnel micro-lens arrays



© Fraunhofer IZM

Technische Universität Berlin
Forschungsschwerpunkt
Technologien der Mikroelektronik

Fraunhofer
IZM

Panel Level Systemintegration - Infrastructure



© Fraunhofer IZM


Technische Universität Berlin
Forschungsschwerpunkt
Technologien der Mikroelektronik

Fraunhofer
IZM

System Design and Reliability


Interdisciplinary Technology Levels that have to be Considered

Material Level for Physical Characteristics



Interconnect Level for Technological Characteristics

Chip Level for Design Characteristics



Product as Superordinate System



Module Level for Environmental Interaction



Board Level for Interdependency


© Fraunhofer IZM

Technische Universität Berlin
Forschungsschwerpunkt
Technologien der Mikroperipherik

Fraunhofer
IZM

Future Systemintegration - Cyber-Physical Systems

Connectivity of physical with digital v



© Fraunhofer IZM

Technische Universität Berlin
Forschungsschwerpunkt
Technologien der Mikroperipherik




Fraunhofer
IZM



THANK YOU FOR YOUR ATTENTION

Contact:

Prof. Dr.-Ing. Dr. sc. techn. Klaus-Dieter Lang
kdlang@izm.fraunhofer.de





Migration of Optical Interconnect into Sub-TOR Data Centre Subsystems
Richard Pitwon, Seagate GB

Sorry, but the talk was not given to open access

