

Contents

1	Introduction	1
2	The Formal Architecture Model	5
2.1	The Performance Model	5
2.2	Quality Metrics	6
2.3	Comparison of Architectures	7
2.4	The Hardware Model	8
2.4.1	Basic Components	9
2.4.2	Combinatorial Circuits	11
2.4.3	Clocked Circuits	12
2.4.4	Modified Hardware	13
2.4.5	Control Driven Circuits	15
2.4.6	A Special Device: Main Memory	16
2.4.7	Powerup Convention and External Signals	18
2.4.8	Extended Nomenclature of Delay Formulae	18
3	Functional Modules	21
3.1	N-bit Components	21
3.2	Decoders	23
3.3	A Half-Decoder	26
3.4	An Encoder	26
3.5	Testing for Zero	28
3.6	The Ripple Carry Incrementer	28
3.7	Arithmetic Circuits	29
3.7.1	The Two's Complement Adder	30
3.7.2	The Ripple Carry Adder (RCA)	32
3.7.3	The Carry Look-ahead Adder (CLA)	34
3.7.4	The Conditional Sum Adder (CSA)	35
3.7.5	The Subtraction	37
3.7.6	The Arithmetic Unit	38
3.8	Cyclic Shifters	38
3.8.1	A Cyclic Left Shifter	39
3.8.2	Cyclic Right Shifts	40
3.9	Exercises	41

4	Hardwired Control	43
4.1	Representation of the Control	43
4.2	Implementation of Moore Machines	45
4.2.1	The State	45
4.2.2	Generating the Outputs O_j	45
4.2.3	Computing the Next State	46
4.2.4	Cost and Delay	48
4.2.5	Unary Coding	48
4.3	Mealy Implementation	49
4.3.1	Transformations	50
4.3.2	Unary Coding	53
4.4	Cost Impact of Binary Coding	54
4.4.1	Impact on the Moore Implementation	54
4.4.2	Impact on the Mealy Implementation	56
4.5	Exercises	57
5	Design of a Minimal CPU (by T. Grün)	59
5.1	Design	59
5.1.1	Instruction Set	59
5.1.2	Data Paths	60
5.1.3	Control	62
5.2	Evaluation	62
5.2.1	Cost	63
5.2.2	Cycle-Time	64
5.2.3	Run Time of a Benchmark	66
5.2.4	Quality	68
5.3	Trade-Off Analysis	69
5.3.1	Using Special Purpose Components	69
5.3.2	Eliminating Superfluous Instructions	69
5.3.3	Conditional Jump Optimization	70
5.3.4	Different Adder Implementations	71
5.3.5	Introducing a Separate Memory Cycle	72
5.3.6	Adding a New Instruction	73
5.3.7	Summary	74
5.4	Exercises	75
6	Design of the DLX Machine	77
6.1	Instruction Set Architecture	77
6.1.1	Instruction Formats	78
6.1.2	Instruction Set Coding	78
6.1.3	Comments	78
6.2	The Data Paths	81
6.2.1	The ALU Environment	82
6.2.2	The Shifter Environment	86
6.2.3	The IR-Environment	93
6.2.4	The GPR-Environment	94

6.2.5	The PC-Environment	96
6.2.6	The Main Memory Environment	97
6.3	Hardwired Control	100
6.3.1	Execution Scheme	101
6.3.2	Cost and Delay of the Control	106
6.4	Hardware Cost and Cycle Time	110
6.4.1	Hardware Cost	111
6.4.2	Cycle Time	112
6.4.3	Design Evaluation	119
6.5	Exercises	120
7	Trade-Off Analyses	123
7.1	Modification of the Arithmetic Unit	123
7.2	Modifications of the Condition Test	124
7.2.1	Testing ALU Inputs	125
7.2.2	Two Cycle Condition Test	126
7.3	Evaluation of the Design Modifications	128
7.3.1	Workload Independent Comparison	129
7.3.2	Workload Dependent Comparison	132
7.4	Exercises	140
8	Interrupt	141
8.1	Supporting Interrupts	143
8.1.1	Special Purpose Registers and Special Instructions	144
8.1.2	Execution of an Interrupt Service Routine	145
8.1.3	Extensions of the Data Paths	148
8.1.4	Control	152
8.2	Cost and Cycle Time	164
8.2.1	Hardware Cost	164
8.2.2	Cycle Time	166
8.2.3	Design Evaluation	171
8.3	Correctness of Interrupt Handling	173
8.4	Exercises	177
9	Microprogrammed Control	179
9.1	Basic Principles	179
9.1.1	The Address Selection Unit	181
9.1.2	Implementation of a Table Lookup	183
9.1.3	Modifications of the Microcoded Control	183
9.2	Microcoded DLX Architecture	185
9.2.1	The Microinstruction Word	185
9.2.2	Address Selection Unit	188
9.2.3	Encoded Control Signals	192
9.2.4	Hardware Cost and Cycle Time	194
10	Further Applications of the Architecture Model	199

A	Register Transfer Language	201
B	Cost and Run Time Programs	203
B.1	Module of the Quality Metric	204
B.1.1	Header File of the Quality Functions	204
B.1.2	Code File for the Quality Functions	204
B.2	Technology Specification	205
B.2.1	Header File of the Technology Module	205
B.2.2	Code File of the Technology Module	206
B.3	Library of Functional Circuits	210
B.3.1	Header File of the Macro Library	210
B.3.2	Code File of the Macro Library	210
B.4	Hardwired Control	216
B.4.1	Header File of the Hardwired Control	216
B.4.2	Code File of the Hardwired Control	217
B.5	MARK 1 like Designs	222
B.5.1	Original MARK 1 Design	222
B.5.2	Modified Design M1_1	227
B.6	DLX without Interrupt Handling	229
B.7	DLX with Improved ALU	240
B.8	DLX with Interrupt Handling	246
B.9	DLX with Microprogrammed Control	253
B.9.1	Header File of the Microcoded Control	257
B.9.2	Code File of the Microcoded Control	258
	Bibliography	263
	Index	267